M. Amyeen, D. Nayak, and S. Venkataraman, Improving Precision Using Mixed-level Fault Diagnosis, 2006 IEEE International Test Conference, pp.1-10, 2006.
DOI : 10.1109/TEST.2006.297661

A. Bosio, P. Girard, S. Pravossoudovitch, and A. Virazel, A Comprehensive Framework for Logic Diagnosis of Arbitrary Defects, IEEE Transactions on Computers, vol.59, issue.3, pp.289-300, 2010.
DOI : 10.1109/TC.2009.177
URL : https://hal.archives-ouvertes.fr/lirmm-00553545

R. Bryant, D. Beatty, K. Brace, K. Cho, and T. Shefler, COSMOS: A Compiled Simulator for MOS circuits, IEEE Design Automation Conference (DAC), pp.9-16, 1987.

M. Bushnell and V. Agrawal, Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits, 2000.

R. Desineni, O. Poku, and R. Blanton, A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior, 2006 IEEE International Test Conference, pp.1-10, 2006.
DOI : 10.1109/TEST.2006.297627

S. Eichenberger, J. Geuzebroek, C. Hora, B. Kruseman, and A. Majhi, Towards a World Without Test Escapes, IEEE International Test Conference, vol.20, issue.1, 2008.

X. Fan, W. Moore, C. Hora, and G. Gronthoud, Extending gate-level diagnosis tools to CMOS intra-gate faults, IET Computers & Digital Techniques, vol.1, issue.6, pp.685-693, 2007.
DOI : 10.1049/iet-cdt:20060206

F. Hapke, R. Krenz-baath, A. Glowatz, J. Schloeffel, H. Hashempour et al., Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs, 2009 International Test Conference, 2009.
DOI : 10.1109/TEST.2009.5355741

F. Hapke, W. Redemund, J. Schloeffel, R. Krenz-baath, A. Glowatz et al., Defect-oriented cell-internal testing, 2010 IEEE International Test Conference, 2010.
DOI : 10.1109/TEST.2010.5699229

F. Hapke, J. Schloeffel, H. Hashempour, and S. Eichenberger, Gate-Exhaustive and Cell-Aware pattern sets for industrial designs, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, pp.1-4, 2011.
DOI : 10.1109/VDAT.2011.5783604

H. Hashempour, J. Dohmen, B. Tasic, B. Kruseman, C. Hora et al., Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example, 2011 Design, Automation & Test in Europe, pp.1-6, 2011.
DOI : 10.1109/DATE.2011.5763065

B. Kruseman, A. Majhi, C. Hora, S. Eichenberger, and J. Meirlevede, Systematic defects in deep sub-micron technologies, 2004 International Conferce on Test, pp.290-299, 2005.
DOI : 10.1109/TEST.2004.1386963

A. Ladhar and M. Masmoudi, Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.988-993, 2009.
DOI : 10.1109/DATE.2009.5090808

R. Livengood and D. Medeiros, Design for (physical) debug for silicon microsurgery and probing of flip-chip packaged integrated circuits, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), pp.877-882, 1999.
DOI : 10.1109/TEST.1999.805819

R. Rodriguez-montanes, E. Bruis, and J. Figueras, Bridging defects resistance measurements in a CMOS process, Proceedings International Test Conference 1992, pp.892-899, 1992.
DOI : 10.1109/TEST.1992.527915

R. Rodriguez-montanes, J. De-gyvez, and P. Volf, Resistance characterization for weak open defects, IEEE Design & Test of Computers, vol.19, issue.5, pp.18-26, 2002.
DOI : 10.1109/MDT.2002.1033788

Z. Sun, A. Bosio, L. Dilillo, P. Girard, A. Todri et al., Fault Localization Improvement through an Intra-Cell Diagnosis Approach, International Symposium for Testing and Failure Analysis (ISTFA), pp.509-519, 2012.
URL : https://hal.archives-ouvertes.fr/lirmm-00806863

Z. Sun, A. Bosio, L. Dilillo, P. Girard, A. Todri et al., Effect-Cause Intra-Cell Diagnosis at Transistor Level, International Symposium & Exhibits on Quality Electronic Design (ISQED), pp.476-483, 2013.
URL : https://hal.archives-ouvertes.fr/lirmm-00817224

W. Tam, O. Poku, and R. Blanton, Precise failure localization using automated layout analysis of diagnosis candidates, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.367-372, 2008.
DOI : 10.1145/1391469.1391568

K. Thompson, Intel and the myths of test, IEEE Design & Test of Computers, vol.13, issue.1, pp.79-81, 1996.
DOI : 10.1109/54.485786