Low Power Design Essentials; Series on integrated circuits and systems, 2009. ,
Yang-Liauw, Y. Forming-Free Nitrogen-Doped AlO X RRAM with Sub-µA Programming Current, Proceedings of the 2011 Symposium on VLSI Technology (VLSIT), pp.14-16, 2011. ,
Progress of STT-MRAM technology and the effect on normally-off computing systems, 2012 International Electron Devices Meeting ,
DOI : 10.1109/IEDM.2012.6479023
STT-MRAM cuts power use by 80% Available online, 2013. ,
Spin-transfer torque RAM technology: Review and prospect, Microelectronics Reliability, vol.52, issue.4, pp.613-627, 2012. ,
DOI : 10.1016/j.microrel.2011.09.028
Use of Half Metallic Heusler Alloys in CoFeB/MgO/Heusler Alloy Tunnel Junctions, IEEE Transactions on Magnetics, vol.49, issue.7, pp.4379-4382, 2013. ,
DOI : 10.1109/TMAG.2013.2244584
High TMR Ratio in <formula formulatype="inline"><tex Notation="TeX">${\rm Co}_{2}{\rm FeSi}$</tex></formula> and <formula formulatype="inline"><tex Notation="TeX">${\rm Fe}_{2}{\rm CoSi}$</tex></formula> Based Magnetic Tunnel Junctions, High TMR ratio in Co 2 FeSi and Fe 2 CoSi based magnetic tunnel junctions, pp.4386-4389, 2013. ,
DOI : 10.1109/TMAG.2013.2238220
IEDM: Nanoelectronics provide a path beyond CMOS?ElectroIQ; Extension Media, Solid State Technology ,
The gem5 simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011. ,
DOI : 10.1145/2024716.2024718
An Enhanced Access and Cycle Time Model for on-Chip Caches; Digital Western Research Laboratory (HP), 1993. ,
Memory Modeling with CACTI. In Processor and System-on-Chip Simulation, pp.229-242, 2010. ,
DOI : 10.1007/978-1-4419-6175-4_14
CACTI 6.0: A Tool to Model Large Caches, Proceedings of the International Symposium on Microarchitecture, 2009. ,
CACTI 2.0: An Integrated Cache Timing, Power, and Area Model, 2000. ,
CACTI 3.0: An Integrated Cache Timing, Power, and Area Model, 2001. ,
NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Non-volatile Memory, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst, pp.31-994, 2012. ,
DOI : 10.1007/978-1-4419-9551-3_2
Applied to Embedded Processors Architecture and Memory Hierarchy, Robotique et Microelectronique de Montpellier (LIRMM) Université de Montpellier (UM2), 2013. ,
URL : https://hal.archives-ouvertes.fr/tel-01015187
Embedded STT?MRAM for Mobile Applications: Enabling Advanced Chip Architectures, pp.11-13, 2010. ,
A novel architecture of the 3D stacked MRAM L2 cache for CMPs, 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp.14-18, 2009. ,
DOI : 10.1109/HPCA.2009.4798259
Embedded MRAM for high-speed computing, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, pp.3-5, 2011. ,
DOI : 10.1109/VLSISoC.2011.6081627