B. D. De-dinechin, Y. Durand, D. Van-amstel, and A. Ghiti, Guaranteed Services of the NoC of a Manycore Processor, Proceedings of the 2014 International Workshop on Network on Chip Architectures, NoCArc '14, pp.11-16, 2014.
DOI : 10.1145/2685342.2685344
URL : https://hal.archives-ouvertes.fr/hal-01102657

N. Jiang, D. Becker, G. Michelogiannakis, J. Balfour, B. Towles et al., A detailed and flexible cycle-accurate Network-on-Chip simulator, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp.86-96, 2013.
DOI : 10.1109/ISPASS.2013.6557149

W. Dally and B. Towles, Principles and Practices of Interconnection Networks, 2003.

E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture, vol.50, issue.2-3, pp.105-128, 2004.
DOI : 10.1016/j.sysarc.2003.07.004

A. T. Tran and B. Baas, NoCTweak: A highly parameterizable simulator for early exploration of performance and energy of networks on-chip, 2012.

V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti, Noxim: An open, extensible and cycle-accurate network on chip simulator, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp.162-163, 2015.
DOI : 10.1109/ASAP.2015.7245728

P. Abad, P. Prieto, L. Menezo, A. Colaso, V. Puente et al., TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, pp.99-106, 2012.
DOI : 10.1109/NOCS.2012.19

L. S. Indrusiak and O. M. Santos, Fast and accurate transactionlevel model of a wormhole network-on-chip with priority preemptive virtual channel arbitration, Design, Automation Test in Europe Conference Exhibition (DATE), pp.1-6, 2011.

L. S. Indrusiak, J. Harbin, and O. M. Santos, Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration, ACM Transactions on Design Automation of Electronic Systems, vol.20, issue.4, pp.1-5622, 2015.
DOI : 10.1145/2755559

S. A. Horsinka, R. Meyer, J. Wagner, R. Buchty, and M. Berekovic, On RTL to TLM Abstraction to Benefit Simulation Performance and Modeling Productivity in NoC Design Exploration, Proceedings of the 2014 International Workshop on Network on Chip Architectures, NoCArc '14, pp.39-44, 2014.
DOI : 10.1145/2685342.2685349

G. Schirner and R. Dömer, Quantitative analysis of the speed/accuracy trade-off in transaction level modeling, ACM Transactions on Embedded Computing Systems, vol.8, issue.1, pp.1-429, 2009.
DOI : 10.1145/1457246.1457250

L. Lehtonen, E. Salminen, and T. D. Hmlinen, Analysis of modeling styles on Network-on-Chip simulation, NORCHIP 2010, pp.1-4, 2010.
DOI : 10.1109/NORCHIP.2010.5669448

K. Latif, M. Selva, C. Effiong, R. Ursu, A. Gamatie et al., Design space exploration for complex automotive applications, Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation Methods and Tools, RAPIDO '16, pp.1-2, 2016.
DOI : 10.1145/2852339.2852341
URL : https://hal.archives-ouvertes.fr/lirmm-01265891