A high level SoC power estimation based on IP modeling, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium, pp.6-9, 2006. ,
DOI : 10.1109/IPDPS.2006.1639468
Gate-level power and current simulation of CMOS integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.473-488, 1997. ,
DOI : 10.1109/92.645074
A Current-based Method for Short Circuit Power Calculation under Noisy Input Waveforms, 2007 Asia and South Pacific Design Automation Conference, pp.774-779, 2007. ,
DOI : 10.1109/ASPDAC.2007.358083
Short circuit power estimation of static CMOS circuits, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455), pp.545-549, 2001. ,
DOI : 10.1109/ASPDAC.2001.913365
Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.20, issue.11, pp.2104-2117, 2012. ,
Current source modeling for power and timing analysis at different supply voltages, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.923-928, 2012. ,
DOI : 10.1109/DATE.2012.6176629
A leakage power estimation method for standard cell based design, IEEE Conference on Electron Devices and Solid-State Circuits, pp.821-824, 2005. ,
FDSOI Process Technology for Subthreshold-Operation Ultralow-Power Electronics, Proceedings of the IEEE, vol.98, issue.2, pp.333-342, 2010. ,
DOI : 10.1109/JPROC.2009.2034476
An effective timing characterization method for an accuracy-proved VLSI standard cell library, Journal of Semiconductors, vol.35, issue.2, 2014. ,
DOI : 10.1088/1674-4926/35/2/025005
Primetime px: Signoff power analysis, 2014. ,