W. Danesh, J. Dofe, and Q. Yu, Efficient Hardware Trojan Detection with Differential Cascade Voltage Switch Logic, VLSI Design, vol.29, issue.5, pp.1-11, 2014.
DOI : 10.1109/TIFS.2010.2096811

Y. Jin and Y. Makris, Hardware Trojan detection using path delay fingerprint, Intl. workshop on Hardware-Oriented Security and Trust (HST), pp.51-57, 2008.

S. Dupuis, B. Rouzeyre, M. L. Flottes, G. D. Natale, and P. Ba, New Testing Procedure for Finding Insertion Sites of Stealthy Hardware Trojans, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015, 2015.
DOI : 10.7873/DATE.2015.1102
URL : https://hal.archives-ouvertes.fr/lirmm-01141619

M. Flottes, S. Dupuis, P. Ba, and B. Rouzeyre, On the limitations of logic testing for detecting Hardware Trojans Horses, 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2015.
DOI : 10.1109/DTIS.2015.7127362
URL : https://hal.archives-ouvertes.fr/lirmm-01257837

C. V. Ramamoorthy and Y. Han, Reliability Analysis of Systems with Concurrent Error Detection, IEEE Transactions on Computers, vol.24, issue.9, pp.868-878, 1975.
DOI : 10.1109/T-C.1975.224332

M. Y. Hsiao, W. C. Carter, J. W. Thomas, and W. R. Stringfellow, Reliability, Availability, and Serviceability of IBM Computer Systems: A Quarter Century of Progress, IBM Journal of Research and Development, vol.25, issue.5, pp.453-469, 1981.
DOI : 10.1147/rd.255.0453

N. K. Jha and S. J. Wang, Design and synthesis of self-checking VLSI circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.12, issue.6, pp.878-887, 1993.
DOI : 10.1109/43.229762

D. K. Pradhan, Fault-Tolerant Computer System Design, 1996.

S. Mitra, N. R. Saxena, and E. J. Mccluskey, A design diversity metric and reliability analysis for redundant systems, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), pp.662-671, 1999.
DOI : 10.1109/TEST.1999.805794

C. Zeng, N. R. Saxena, and E. J. Mccluskey, Finite State Machine Synthesis with Concurrent Error Detection, Proc. lntl. Test Con, pp.672-680, 1999.

I. Pomeranz and S. M. Reddy, Concurrent on-line testing of identical circuits through output comparison using non-identical input vectors, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings., pp.469-476, 2004.
DOI : 10.1109/DFTVS.2004.1347872

I. Pomeranz and S. M. Reddy, Selecting state variables for improved on-line testability through output response comparison of identical circuits, 2010 IEEE 16th International On-Line Testing Symposium, pp.179-184, 2010.
DOI : 10.1109/IOLTS.2010.5560213

X. T. Ngo, S. Guilley, S. Bhasin, J. Danger, and Z. Najm, Encoding the state of integrated circuits, Proceedings of the 9th Workshop on Embedded Systems Security, WESS '14
DOI : 10.1145/2668322.2668329
URL : https://hal.archives-ouvertes.fr/hal-01240242

C. Clarlet, A. Daif, J. Danger, S. Guilley, Z. Najm et al., Cédric Tavernier "Optimized Linear Complementary Codes Implementation hor Hardware, 2015.

R. A. Rivest, . Shamir-;-l, and . Adleman, A method for obtaining digital signatures and public-key cryptosystems, Communications of the ACM, vol.21, issue.2, pp.120-126
DOI : 10.1145/359340.359342