J. Daemen and V. Rijmen, Aes proposal: Rijndael, " AES submission, 1999.
DOI : 10.1007/0-387-23483-7_358

M. Akkar and C. Giraud, An Implementation of DES and AES, Secure against Some Attacks, Cryptographic Hardware and Embedded Systems CHES 2001, ser, pp.309-318, 2001.
DOI : 10.1007/3-540-44709-1_26

G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, and V. Piuri, Error analysis and detection procedures for a hardware implementation of the advanced encryption standard, IEEE Transactions on Computers, vol.52, issue.4, pp.492-505, 2003.
DOI : 10.1109/TC.2003.1190590

D. Canright, A Very Compact S-Box for AES, Cryptographic Hardware and Embedded Systems CHES 2005, ser. Lecture Notes in Computer Science, pp.441-455, 2005.
DOI : 10.1007/11545262_32

X. Zhang and K. Parhi, On the optimum constructions of composite field for the aes algorithm Circuits and Systems II: Express Briefs, IEEE Transactions on, vol.53, issue.10, pp.1153-1157, 2006.

B. Cambou, Match-in-place TM , a novel way to perform secure and fast user authentication, 2012.

Q. Stainer, L. Lombard, K. Mackay, R. C. Sous, I. L. Prejbeanu et al., MRAM with soft reference layer: In-stack combination of memory and logic functions, 2013 5th IEEE International Memory Workshop, pp.84-87, 2013.
DOI : 10.1109/IMW.2013.6582104

I. L. Prejbeanu, M. Kerekes, R. C. Sousa, H. Sibuet, O. Redon et al., Thermally assisted MRAM, Journal of Physics: Condensed Matter, vol.19, issue.16, p.165218, 2007.
DOI : 10.1088/0953-8984/19/16/165218

I. Verbauwhede, P. Schaumont, and H. Kuo, Design and performance testing of a 2.29-GB/s rijndael processor, IEEE Journal of Solid-State Circuits, vol.38, issue.3, pp.569-572, 2003.
DOI : 10.1109/JSSC.2002.808300

D. Hwang, K. Tiri, A. Hodjat, B. Lai, S. Yang et al., AES-Based Security Coprocessor IC in 0.18-<tex>$muhbox m$</tex>CMOS With Resistance to Differential Power Analysis Side-Channel Attacks, IEEE Journal of Solid-State Circuits, vol.41, issue.4, pp.781-792, 2006.
DOI : 10.1109/JSSC.2006.870913

A. Hodjat, D. Hwang, B. Lai, K. Tiri, and I. Verbauwhede, A 3.84 gbits/s aes crypto coprocessor with modes of operation in a 0.18um cmos technology, Proceedings of the 15th ACM Great Lakes symposium on VLSI (GLSVLSI 2005), pp.60-63, 2005.

S. Sumanth-kumar-redy, R. Sakthivel, and P. Praneeth, Vlsi implementation of aes crypto processor for high throughput, International Journal of Advanced Engineering Sciences And Technologies (IJAEST), vol.6, issue.1, pp.22-26, 2011.

K. Naik and D. S. Wei, Software implementation strategies for power-conscious systems, Mobile Networks and Applications, vol.6, issue.3, pp.291-305, 2001.
DOI : 10.1023/A:1011487018981