Testing MRAM for Write Disturbance Fault, 2006 IEEE International Test Conference, pp.277-288, 2006. ,
DOI : 10.1109/TEST.2006.297702
MRAM Defect Analysis and Fault Modeling, Proc. of IEEE International Test Conference, pp.124-133, 2004. ,
Impact of resistive-open defects on the heat current of TAS-MRAM architectures, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.532-537, 2012. ,
DOI : 10.1109/DATE.2012.6176526
URL : https://hal.archives-ouvertes.fr/lirmm-00689024
Impact of Resistive-Bridge Defects in TAS-MRAM Architectures, 2012 IEEE 21st Asian Test Symposium, 2012. ,
DOI : 10.1109/ATS.2012.37
URL : https://hal.archives-ouvertes.fr/lirmm-00806809
Noise generation and coupling mechanisms in deep-submicron ICs, IEEE Design & Test of Computers, vol.19, issue.5, pp.27-35, 2002. ,
DOI : 10.1109/MDT.2002.1033789
Magnetic Memory ? Fundamentals and Technology, 2010. ,
DOI : 10.1017/cbo9780511676208
Dynamic compact model of thermally assisted switching magnetic tunnel junctions, Journal of Applied Physics, vol.106, issue.12, 2009. ,
DOI : 10.1063/1.3259373
Compact Modeling of Magnetic Tunnel Junctions and Design of Hybrid CMOS/Magnetic Integrated Circuits, 2010. ,