System-level reliability evaluation through cache-aware software-based fault injection

Abstract : Developing new methods to evaluate the software reliability in an early design stage of the system can save the design costs and efforts, and will positively impact the product time-to-market. In this paper, we propose a novel fault injection technique to evaluate the reliability of a computing system running a software at early design stage where the hardware architecture is not completely defined yet. The proposed approach efficiently operates on the original source code of the software in order to inject transient faults in the data or the instructions. To be accurate and to achieve a better characterization of the system, we simulate faults occurring in the system memory units such as the data cache and the RAM by developing a system emulator. To validate our approach, we compare the simulation results to those obtained with an FPGA-based fault injector. The similarity of the results proves the accuracy of our approach to evaluate system reliability with a gain in the execution time and without requiring a fully defined hardware system.
Type de document :
Communication dans un congrès
DDECS: Design and Diagnostics of Electronic Circuits and Systems, Apr 2016, Kosice, Slovakia. IEEE, IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2016, 〈http://ddecs2016.fiit.stuba.sk/DDECS_2016/〉. 〈10.1109/DDECS.2016.7482446〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01444721
Contributeur : Caroline Lebrun <>
Soumis le : mardi 24 janvier 2017 - 11:49:05
Dernière modification le : jeudi 28 juin 2018 - 18:44:04

Identifiants

Collections

Citation

Firas Kaddachi, Maha Kooli, Giorgio Di Natale, Alberto Bosio, Mojtaba Ebrahimi, et al.. System-level reliability evaluation through cache-aware software-based fault injection. DDECS: Design and Diagnostics of Electronic Circuits and Systems, Apr 2016, Kosice, Slovakia. IEEE, IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2016, 〈http://ddecs2016.fiit.stuba.sk/DDECS_2016/〉. 〈10.1109/DDECS.2016.7482446〉. 〈lirmm-01444721〉

Partager

Métriques

Consultations de la notice

124