J. W. , Oap: An obstruction-aware cache management policy for stt-ram last-level caches, Proc. Conf. Design, Automat. Test Eur. Consort, pp.847-852, 2013.

K. W. , Aware (asymmetric write architecture with redundant blocks): A high write speed sttmram cache architecture. Very Large Scale Integration (VLSI) Systems, IEEE Transactions, vol.22, issue.4, pp.712-720, 2014.

N. B. , The gem5 simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011.

S. L. , Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pp.469-480, 2009.

T. D. , Magpie: System-level evaluation of manycore systems with emerging memory technologies. 2nd International Workshop on Emerging Memory Solutions (EMS) co-located with DATE'17, 2012.

W. K. , Architecture and data migration methodology for l1 cache design with hybrid sram and volatile stt-ram configuration. Microprocessors and Microsystems, 2015.

W. X. , Design of last-level on-chip cache using spin-torque transfer ram (stt ram). Very Large Scale Integrated Systems, IEEE Transactions, vol.19, issue.3, pp.483-493, 2011.

X. D. , Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions, vol.31, issue.7, pp.994-1007, 2012.

X. W. , Power and performance of readwrite aware hybrid caches with non-volatile memories, IEEE Design, Automat. Test Eur. Conf. Exhibit, pp.737-742, 2009.