J. L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, vol.34, issue.4, pp.1-17, 2006.
DOI : 10.1145/1186736.1186737

N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, CACTI 6.0: A tool to model large caches, HP Laboratories, pp.22-31, 2009.

A. Jaleel, K. B. Theobald, S. C. Jr, and J. Emer, High performance cache replacement using re-reference interval prediction (RRIP), ACM SIGARCH Comp. Arch. News, pp.60-71, 2010.
DOI : 10.1145/1815961.1815971

M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer, Adaptive insertion policies for high performance caching, ACM SIGARCH Computer Arch. News, pp.381-391, 2007.
DOI : 10.1145/1250662.1250709

URL : http://www.eecg.toronto.edu/%7Emoshovos/ACA09/reading/dip.pdf

C. Wu, A. Jaleel, W. Hasenplaugh, M. Martonosi, S. C. Steely et al., SHiP, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 '11, pp.430-441, 2011.
DOI : 10.1145/2155620.2155671

URL : https://hal.archives-ouvertes.fr/hal-01314834

A. Jain and C. Lin, Back to the future, Int'l Symp. on Computer Architecture (ISCA) 2016 ACM/IEEE 43rd Annual, pp.78-89, 2016.
DOI : 10.1145/2155620.2155672

L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal, vol.5, issue.2, pp.78-101, 1966.
DOI : 10.1147/sj.52.0078

L. A. Belady and F. P. Palermo, On-line Measurement of Paging Behavior by the Multivalued MIN Algorithm, IBM Journal of Research and Development, vol.18, issue.1, pp.2-19, 1974.
DOI : 10.1147/rd.181.0002

G. Hamerly, E. Perelman, J. Lau, and B. Calder, Simpoint 3.0: Faster and more flexible program phase analysis, Journal of Instruction Level Parallelism, vol.7, issue.4, pp.1-28, 2005.
DOI : 10.1201/9781420037425.ch7

C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser et al., Pin: building customized program analysis tools with dynamic instrumentation, ACM SIG- PLAN Notices, pp.190-200, 2005.