, The ChampSim simulator

, DDR3-Micron MT41K512M8DA-125 datasheet, 2017.

, ISCA 2017 Cache Replacement Championship, 2015.

L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems journal, vol.5, issue.2, pp.78-101, 1966.

X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory, IEEE Trans. on Computer-Aided Design of Integ. Circ. and Sys, vol.31, issue.7, pp.994-1007, 2012.

J. L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, vol.34, issue.4, pp.1-17, 2006.

A. Jain and C. Lin, Back to the future: leveraging Belady's algorithm for improved cache replacement, Computer Architecture (ISCA), 2016 ACM/IEEE 43rd Annual International Symposium on, pp.78-89, 2016.

A. V. Kommaraju, Designing Energy-Aware Optimization Techniques through Program Behavior Analysis, 2014.

Q. Li, L. Shi, J. Li, C. J. Xue, and Y. He, Code motion for migration minimization in STT-RAM based hybrid cache, VLSI (ISVLSI), pp.410-415, 2012.

S. Mittal, A survey of architectural techniques for improving cache power efficiency, Sustainable Computing: Informatics and Systems, vol.4, pp.33-43, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01103026

N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, CACTI 6.0: A tool to model large caches, HP Laboratories, pp.22-31, 2009.

P. Y. Péneau, R. Bouziane, A. Gamatié, E. Rohou, F. Bruguier et al., Loop optimization in presence of stt-mram caches: A study of performance-energy tradeoffs, Power and Timing Modeling, pp.162-169, 2016.

S. Senni, T. Delobelle, O. Coi, P. Y. Péneau, L. Torres et al., Embedded systems to high performance computing using stt-mram, 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.536-541, 2017.
URL : https://hal.archives-ouvertes.fr/lirmm-01548996

C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. R. Stan, Relaxing nonvolatility for fast and energy-efficient stt-ram caches, High Performance Computer Architecture (HPCA), pp.50-61, 2011.

G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, A novel architecture of the 3d stacked mram l2 cache for cmps, High Performance Computer Architecture, pp.239-249, 2009.

J. S. Vetter and S. Mittal, Opportunities for nonvolatile memory systems in extremescale high-performance computing, Computing in Science & Engineering, vol.17, issue.2, pp.73-82, 2015.

X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony et al., Hybrid cache architecture with disparate memory technologies, ACM SIGARCH computer architecture news, vol.37, pp.34-45, 2009.

P. Zhou, B. Zhao, J. Yang, and Y. Zhang, Energy reduction for stt-ram using early write termination, IEEE/ACM International Conference on, pp.264-268, 2009.