D. Lim, J. W. Lee, B. Gassend, G. E. Suh, M. Van-dijk et al., Extracting secret keys from integrated circuits, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.13, issue.10, pp.1200-1205, 2005.

G. E. Suh and S. Devadas, Physical unclonable functions for device authentication and secret key generation, Proc. 44th ACM/IEEE DAC, pp.9-14, 2007.

J. H. Anderson, A PUF design for secure FPGA-based embedded systems, Proc. 15th Asia South Pacific Design Autom. Conf, pp.1-6, 2010.

T. Addabbo, A. Fort, M. D. Marco, L. Pancioni, and V. Vignoli, Physically unclonable functions derived from cellular neural networks, IEEE Trans. Circuits Syst. I, Reg. Papers, vol.60, issue.12, pp.3205-3214, 2013.

P. A. Layman, S. Chaudhry, J. G. Norman, and J. R. Thomson, Electronic fingerprinting of semiconductor integrated circuits, U.S. Patent, vol.6, p.738, 2004.

S. S. Kumar, J. Guajardo, R. Maes, G. Schrijen, and P. Tuyls, Extended abstract: The butterfly PUF protecting IP on every FPGA, Proc. IEEE Int. Workshop Hardw.-Oriented Secur. Trust, pp.67-70, 2008.

E. I. Vatajelu, G. D. Natale, M. Barbareschi, L. Torres, M. Indaco et al., STT-MRAM-based PUF architecture exploiting magnetic tunnel junction fabrication-induced variability, J. Emerg. Technol. Comput. Syst, vol.13, issue.1, pp.1-5, 2016.
URL : https://hal.archives-ouvertes.fr/lirmm-01234046

,

Y. Dodis, R. Ostrovsky, L. Reyzin, and A. Smith, Fuzzy extractors: How to generate strong keys from biometrics and other noisy data, SIAM J. Comput, vol.38, issue.1, pp.97-139, 2008.

P. Z. Wieczorek and K. Golofit, Dual-metastability time-competitive true random number generator, IEEE Trans. Circuits Syst. I, Reg. Papers, vol.61, issue.1, pp.134-145, 2014.

Ü. Güler and G. Dündar, Modeling CMOS ring oscillator performance as a randomness source, IEEE Trans. Circuits Syst. I, Reg. Papers, vol.61, issue.3, pp.712-724, 2014.

A. Maiti and P. Schaumont, Improved ring oscillator PUF: An FPGAfriendly secure primitive, J. Cryptol, vol.24, issue.2, pp.375-397, 2011.

P. Sedcole and P. Y. Cheung, Within-die delay variability in 90nm FPGAs and beyond, Proc. IEEE Int. Conf. Field Program, pp.97-104, 2006.

A. Maiti, J. Casarona, L. Mchale, and P. Schaumont, A large scale characterization of RO-PUF, Proc. IEEE Int. Workshop Hardw.-Oriented Secur. Trust, pp.94-99, 2010.

F. Wilde, M. Hiller, and M. Pehl, Statistic-based security analysis of ring oscillator PUFs, Proc. 14th Int. Symp. Integr. Circuits (ISIC), pp.148-151, 2014.

C. Yin and G. Qu, Temperature-aware cooperative ring oscillator PUF, Proc. IEEE Int. Workshop Hardw.-Oriented Secur. Trust (HOST), pp.36-42, 2009.

D. Merli, F. Stumpf, and C. Eckert, Improving the quality of ring oscillator PUFs on FPGAs, Proc. 5th Workshop Embedded Syst. Secur, p.9, 2010.

A. Amouri, F. Bruguier, S. Kiamehr, P. Benoit, L. Torres et al., Aging effects in FPGAs: An experimental analysis, Proc. 24th Int. Conf. Field Program. Logic Appl. (FPL), pp.1-4, 2014.
URL : https://hal.archives-ouvertes.fr/lirmm-01421134

A. Maiti and P. Schaumont, Improving the quality of a physical unclonable function using configurable ring oscillators, Proc. Int. Conf. Field Program. Logic Appl, pp.703-707, 2009.

S. Devadas and M. Yu, Recombination of physical unclonable functions, Proc. 35th Annu. GOMACTech Conf, 2010.

G. Kömürcü, A. E. Pusane, and G. Dündar, A ring oscillator based PUF implementation on FPGA, IU-J. Elect. Electron. Eng, vol.13, issue.2, pp.1647-1652, 2013.

C. D. Yin and G. Qu, LISA: Maximizing RO PUF's secret extraction, Proc. IEEE Int. Symp. Hardw.-Oriented Secur. Trust (HOST), pp.100-105, 2010.

G. Kmre, A. E. Pusane, and G. Dndar, Dynamic Programming based grouping method for RO-PUFs, Proc. 9th Conf. Ph.D. Res. Microelectron. Electron. (PRIME), pp.329-332, 2013.

W. Liu, Y. Yu, C. Wang, Y. Cui, and M. O'neill, RO PUF design in FPGAs with new comparison strategies, Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), pp.77-80, 2015.

J. Agustin and M. Lopez-vallejo, An in-depth analysis of ring oscillators: Exploiting their configurable duty-cycle, IEEE Trans. Circuits Syst. I: Reg. Papers, vol.62, issue.10, pp.2485-2494, 2015.

J. Linnartz and P. Tuyls, New shielding functions to enhance privacy and prevent misuse of biometric templates," in Audio-and Video-Based Biometric Person Authentication, pp.393-402, 2003.

. Xilinx, Spartan-6 FPGA Configurable Logic Block, 2015.

M. Barbareschi, G. D. Natale, F. Bruguier, P. Benoit, and L. Torres, Ring oscillators analysis for security purposes in Spartan-6
URL : https://hal.archives-ouvertes.fr/lirmm-01421001

. Fpgas, Microprocess. Microsyst, vol.47, pp.3-10, 2016.