S. Monso, Crossover from in-plane to perpendicular anisotropy in Pt/CoFe/AlOx sandwiches as a function of Al oxidation: A very accurate control of the oxidation of tunnel barriers, APL, pp.4157-4159, 2002.

K. Jabeur, Comparison of Verilog-A compact modelling strategies for spintronic devices, Electronics Letters, pp.1353-1355, 2014.
URL : https://hal.archives-ouvertes.fr/hal-02131742

X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, TCAD, vol.31, issue.7, pp.994-1007, 2012.

N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, Cacti 6.0: A tool to model large caches, HP Laboratories, pp.22-31, 2009.

N. Binkert, The gem5 simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011.

S. Li, Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures, pp.469-480, 2009.

S. M. Nair, VAET-STT: A Variation Aware Estimator Tool for STT-MRAM based Memories, 2017.

M. Pelgrom, A. Duinmaijer, and A. Welbers, Matching properties of MOS transistors, JSSS, pp.1433-1439, 1989.

M. Kreißig, R. Lebrun, F. Protze, K. J. Merazzo, J. Hem et al., Vortex spin-torque oscillator stabilized by phase locked loop using intergrated circuits, AIP Advances, 2017.