Atomistic to Circuit-Level Modeling of Doped SWCNT for On-Chip Interconnects

Jie Liang, Jaehyun Lee, Salim Berrada, Vihar Georgiev, Reetu Raj Pandey, Rongmei Chen, Asen Asenov, Aida Todri-Sanial

To cite this version:

HAL Id: lirmm-01795792
https://hal-lirmm.ccsd.cnrs.fr/lirmm-01795792
Submitted on 6 Jun 2019

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

There may be differences between this version and the published version. You are advised to consult the publisher’s version if you wish to cite from it.

http://eprints.gla.ac.uk/157009/

Deposited on: 9 February 2018
Atomistic- to Circuit-Level Modeling of Doped SWCNT for On-Chip Interconnects

Jie Liang, Jaehyun Lee, Salim Berrada, Vihar P. Georgiev, Member, IEEE, Reeturaj Pandey, Rongmei Chen, Member, IEEE, Asen Asenov, Fellow, IEEE and Aida Todri-Sanial, Member, IEEE

Abstract—In this article, we present a hierarchical model for doped single-walled carbon nanotube (SWCNT) for on-chip interconnect application. Our model aims to study CVD grown SWCNTs while considering defects and contacts to metal electrodes. Both defects and poor contacts can worsen CNT conductivities and ultimately deteriorate their interconnect performance. We investigate the fundamental physical mechanism of charge based doping with the purpose of improving SWCNT electrical conductivity as well as a potential solution to alleviating the impact of defects and contact resistances. We present an atomistic model to study the number of conducting channels of doped SWCNT with different vacancy defect configurations. Circuit-level electrical modeling and simulations are performed on SWCNT interconnect while considering the impact of doping, defects and contact resistance. Simulation results show up to 80% resistance reduction by doping where 17% of delay increases due to defects. Additionally, we observe doping can mitigate the impact of defects by more than 12%, but there is almost no improvement in the contact resistance.

Index Terms—carbon nanotubes, defective SWCNT, doped SWCNT, on-chip interconnect.

I. INTRODUCTION

With technology node scaling down, the performance of on-chip interconnects is degrading due to increased parasitics and becoming even more critical for ultra large-scale integrated (ULSI) circuit performance. Conventional copper (Cu) interconnects have started to reach their limits by the continuous shrinking of dimensions and high aspect ratio requirements [1], [2]. The large current flows and elevated on-chip temperatures introduce severe electromigration issues which are worsening with sub 10nm scaling [3]. Finding a new material to replace Cu as on-chip back-end-of-line interconnect material has attracted a lot of research interest and is an on-going quest [4], [5]. Carbon nanotubes (CNTs) due to their ballistic transport and high thermal conductivity are considered as a potential candidate for future on-chip interconnects [6]. Nevertheless, controlling the chirality of CNTs is still not trivial and under many investigations [7]–[9].

This work was supported by the European Commission H2020 CON-NCT project under grant agreement number 688612. (http://www.connect-h2020.eu/).

J. Liang, R. Pandey, R. Chen and A. Todri-Sanial are with the Microelectronics Department, CNRS-LIRMM/University of Montpellier, Montpellier, 34095 France. E-mails: jie.liang@lirmm.fr and aida.todri@lirmm.fr.

J. Lee, S. Berrada, V. P. Georgiev, and A. Asenov are with the School of Engineering, University of Glasgow, Glasgow, G12 8QQ UK.

In this work, we investigate charge-based doping of CNTs as a means to alleviate the impact of random chirality distribution. Based on the atomistic simulation, it was shown that doping degenerates semiconducting to metallic CNTs which are suitable for interconnect application [10]. We further investigate doping on CNTs to understand its impact on CNT conductance and performance. Additionally, we study defects which might be introduced during the CNT growth process [11] and consequently can impact the CNT performance and power dissipation for on-chip interconnects. Moreover, the metal-CNT contact resistance is also an essential factor for fast, and reliable interconnect application. In this paper, we investigate doped, and defective SWCNT including contact resistances for back-end-of-line (BEOL) on-chip interconnects.

II. HIERARCHICAL MODEL

A. Atomistic modeling

Atomistix ToolKit (ATK) [12] implemented by the framework of tight-binding (TB) Non-Equilibrium Greens Function (NEGF) has been used for atomistic modeling. An extended TB approach, which includes the third nearest neighbor hopping is used for describing the CNTs Hamiltonian [13]. We use the ballistic approximation for all transport calculations.

Figure 1 shows the geometry of metallic zigzag SWCNT (24,0) for an interconnect configuration. Left and right electrodes are semi-infinite electrodes, and length of defective region $L_{ch}$ is set as 42.6 nm.
randomly from 1 to 6. We compute the defective resistance as
\( R_{\text{defect}} = R_{\text{total}} - R_{\text{ballistic}} \) where \( R_{\text{total}} \) is calculated by TB-NEGF. Please note that the length of the defective region does not impact the defective SWCNT resistance as was shown in [14]. The length of the defective region is set to 42.6 nm and we observe that distribution of defective resistance varies slightly with the length, however the defective resistance mean values remain almost unchanged. This is because the interaction between defects is shorter than their phase relaxation length in our atomic configuration.

Fig. 2 shows a statistical analysis and derivation of the median value of defective resistance for each configuration. 80 samples were used for the calculation. Specific values are shown in Table 1. Defective resistance mean value varies from 4 to 40 k\( \Omega \) with 1 to 6 defects, respectively. In [14], it was shown a small variation of defective resistance mean value for both metallic zigzag and armchair SWCNT. Our models and simulation approach are suitable for both zigzag and armchair type of SWCNTs.

Density Functional Theory (DFT) with Generalized Gradient Approximation (GGA) is used to calculate the conductance \( G \) of SWCNT with respect to the different position of Fermi energy level. We assume a) there are no additional states due to dopant; b) there is no change of Density of State (DOS) or energy band structure due to dopant. The number of conducting channels \( N_C \) is derived by \( G/G_0 \), where \( G_0 \) is the quantum conductance \( 2e^2/h \) \( \left( G_0 = 7.748 \times 10^{-5} \text{ S} \right) \). Fig. 3 shows the results of DFTGGA calculation for deriving the number of conducting channels as a function of Fermi-level energy.

### B. Electrical compact modeling

Electrical models of CNT for interconnect application have already been developed and widely used by our community. Most notably, [15] and [16] have investigated modeling and simulation of pristine single-walled (SW) and multi-walled (MW) CNTs for on-chip interconnects. Based on their work, we explore here the number of conducting channels \( N_C \) on CNTs as an important physical parameter for doped CNTs. We also take into account the resistance due to defects. We develop a hierarchical model and simulation method to assess the performance of fabricated SWCNTs (i.e., defects, impurities, contacts) realistically for on-chip interconnect applications.

Controlling of the chirality and variability of CVD grown CNTs (i.e., variations on diameter, contacts, number of shells, defects, etc.) remains a challenge. In this paper, we investigate doping as a way to enhance metallic CNTs behavior while alleviating the impact of defects and poor contacts. Large doping concentrations introduce more conducting channels for CNTs [17]. From semiconductor physics and atomistic simulations, we understand that doping shifts the Fermi-level of SWCNT. Moreover, we know from quantum physics that the electron transport (i.e., conducting property) occurs around the Fermi-level. Hence, the Fermi-level shifting by doping introduces more electron subbands available for charge transport on SWCNTs with respect to the particular Fermi-Dirac energy band. From Fig. 3, a pristine metallic SWCNT has two conducting channels (at 0 eV) and after shifting the Fermi-level position to 1 eV (due to doping), up to 8 conducting channels are introduced.

We also consider defects that occur during the CNT growth process. Defects on SWCNT are modeled as a defective resistance. Based on the atomistic simulation results, we incorporate the defective resistance into our compact SWCNT electrical model. We also investigate the contact resistance on SWCNTs. Contact resistance plays a critical role in interconnect performance and reliability. By taking into account, the impact of doping, defects and contact resistance, our compact model for SWCNT electrical resistance is as:

\[
R_{SWCNT} = \frac{h}{2e^2N_C} \left( 1 + \frac{L}{mfp} \right) + R_{defect} + R_{contact} \tag{1}
\]

where \( L_{mfp} \) is the electron mean free path [18]. We model the SWCNT interconnect as a RC-model where parasitic resistance \( R \) is given by equation (1), and parasitic capacitance \( C \) is modeled as quantum capacitance \( C_Q \) connected in series with electrostatic capacitance \( C_E \), as shown in equation (2), similar to [15]. Doped \( C_Q \) is linearly dependent on \( N_C \). If \( N_C \) gets larger, \( C_E \) will have the tendency to dominate \( C_{SWCNT} \).

\[
C_{SWCNT} = \frac{C_Q C_E}{C_Q + C_E} \tag{2}
\]
DFTGGA Calculation of \( N_c \) for SWCNT\((24,0)\) over different Fermi-level energy positions.

Fig. 4. Circuit level "driver-interconnect-receiver" benchmark for delay simulation.

To evaluate the performance of a defective doped SWCNT with contact resistance, we use a circuit benchmark as shown in Fig. 4. Specific values of \( R_{\text{driver}} \), \( C_{\text{driver}} \) and \( C_{\text{load}} \) used in our simulations are 24 k\( \Omega \), 450 aF and 10 fF respectively, which are values extracted from the logic gates implemented in CMOS 45 nm technology node.

III. SIMULATION RESULTS

We perform our circuit simulations using the Cadence environment with Verilog-A models to represent the SWCNT interconnects between logic gates. We vary the number of SWCNT conducting channels from 2 to 8 to represent different doping concentrations. We also study vacancy-type defects by varying SWCNT resistance as given in Table 1. Additionally, we include the contact resistance varying from 0 to 10 k\( \Omega \) to represent side contact with different contacting lengths [19].

Figure 5 shows the pristine SWCNT resistance varying with length for different diameters.

Figure 6 shows the resistance of doped SWCNT \((24,0)\) varying with length with different numbers of conducting channels \( N_C \). inset: resistance ratio after increasing \( N_C \) (doping level).

Fig. 5. Resistance of pristine SWCNT varying with length for different diameters.

Fig. 6. Resistance of doped SWCNT \((24,0)\) varying with length with different numbers of conducting channels \( N_C \). inset: resistance ration after increasing \( N_C \) (doping level).

In Fig. 8, we compare a doped \((24,0)\) SWCNT \((L = 1 \mu m)\) with defects to a pristine SWCNT. No contact resis-
Fig. 7. Delay ratio of pristine SWCNT (24,0) with and without defects over different length.

Fig. 8. Delay ratio of defective doped SWCNT vs. pristine ideal SWCNT.

tance is used here. Fig. 8 shows the delay ratio. We know that increasing the doping concentration (i.e., larger $N_C$) can reduce the resistance, but it will increase the quantum capacitance $C_Q$, whereas the electrostatic capacitance $C_E$ will remain constant, therefore, the total capacitance remains unchanged. Hence, doping could reduce the propagation delay as shown in the straight blue line where no-defect SWCNT delay ratio decreases with doping concentration. However, additional defective resistance will increase the delay. We can see 6% of delay is increased with 6 defects, but by introducing doping ($N_C = 8$), delay ratio is reduced by 1%. We also note that occurrence of a single (1) defect with doping of ($N_C = 3$) can remain the delay ratio equal to 1.

Figure 9 shows the delay ratio between doped (24,0) SWCNT with contact resistance and pristine SWCNT. In these plots, we do not take into account the defects. Fig. 9 (a) shows the delay ratio for SWCNT length $L = 1 \mu$m and we observe some trade-off phenomena. If delay ratio keeps inferior to 1, we can tolerate up to 4 kΩ of contact resistance with doping of $N_C \geq 3$; whereas we need doping to compensate a contact resistance of 8 kΩ. We observe a few overlapping parts between different configurations, which can be quite interesting for interconnect architecture design with short lengths. Fig. 9 (b) shows the same delay ratio comparison but with a length $L = 10 \mu$m. Overlapping parts are disappearing, but with doping of $N_C \geq 3$ a contact resistance of 10 kΩ can be tolerated to keep the delay ratio under 1. Comparing to Fig. 9 (a), doping has much stronger impacts on delay for longer SWCNT. With contact resistance as great as 10 kΩ and doping of $N_C = 8$, short SWCNT has a delay ratio slightly larger than 1, whereas 5% of delay reduction is observed for longer SWCNT.

Overall, we observe that large diameter SWCNTs ($\geq 5nm$) will be more suitable for on-chip interconnects thanks to its lower resistance. Moreover, doping can be applied to reduce further SWCNT resistance. Presence of vacancy (i.e., mono-or di-vacancies) defects induces a large defective resistance, especially on short SWCNTs. Poor contacts which exhibit a large contact resistance worsen SWCNT interconnect performance. Charge-based doping helps to mitigate some of the impacts of defects and poor contacts. However, as resistance due to defects and poor contacts increases, doping becomes less efficient.
IV. CONCLUSION

A hierarchical model, from atomistic- to circuit-level, has been developed and investigated. We study the defective resistance and number of conducting channels by doping for a metallic zigzag (24,0) SWCNT by using TB-NEGF and DFTGGA on atomistic simulations. We investigate circuit-level electrical compact modeling simulations to evaluate the SWCNT interconnect propagation delay with multiple dependencies (defects, doping, contacts). We observed up to 17% of delay can be increased by defects. However, 80% of SWCNT resistance can be reduced by doping as well as more than 10% of defective SWCNT delay is mitigated by doping. Some trade-offs are also observed between the impact of defects, contact resistance and doping on interconnect performance, which can be of interest for circuit level interconnect architecture design. By introducing doping and carefully choosing SWCNT lengths, interconnect performance can be improved while alleviating defects and contact resistances.

ACKNOWLEDGMENT

Authors would like to thank H2020 CONNECT European project. This project has received funding from the European Unions Horizon 2020 research and innovation program under grant agreement No 688612. (http://www.connect-h2020.eu/)

REFERENCES


Jaehyun Lee
Jaehyun Lee received the B.S. degree in Physics from Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2006, 2008, and 2016, respectively. From 2008 to 2012, he was involved in low power DRAM development with SK Hynix, Icheon, South Korea. He is currently a Research Associate with the School of Engineering, University of Glasgow.

Salim Berrada
Salim Berrada received a M.S. in Micro and Nanotechnologies and a Ph.D. degree in Physics both from Paris-Sud University in 2010 and 2014 respectively. He also served as an associated professor in INSIA Euro-Mediterrane in Fès, Morocco during the academic year 2015-2016. He is currently a Research Associate with the School of Engineer-
Vihar P. Georgiev

Vihar P. Georgiev - (M12) received his Ph.D. degree in computational chemistry from University of Oxford, Oxford, U.K., in 2011. He was an Associate Post-Doctoral Researcher in Device Modelling Group, University of Glasgow, Glasgow, U.K., from 2012 to 2015. Currently he is a Lecturer at University of Glasgow and a deputy group of Device Modelling Group at University of Glasgow. His research includes device modelling, molecular electronics, quantum chemistry and quantum technology.

Reeturaj Pandey

Dr. Reetu Raj Pandey joined CNRS-LIRMM/University of Montpellier, France as a postdoc researcher in June 2017. He received his Ph.D. from Kyushu Institute of Technology, Japan in April 2017. Dr. Pandey has worked as junior specialist in University of California, Merced USA in 2015 on a short-term project. He received his M.tech degree in Microelectronics from Department of Electronics, Indian Institute of Technology in 2012 and B.Tech degree in Electronics and Communication engineering in 2009. His research interests include micro-nano device fabrications, Graphene and Carbon Nanotube based devices, sensors, semiconductor electronics.

Rongmei Chen

Rongmei Chen received the B.S. and Ph.D. degrees in Engineering Physics and Nuclear Technology in 2012 and 2017 respectively from Tsinghua University, Beijing, China. He got the second prize for his Ph.D. thesis of Tsinghua University. He is currently working as a Post-doc in CNRS-LIRMM, Montpellier, France in the field of carbon nanotube based microelectronics.

Aida Todri-Sanial

Aida Todri-Sanial received her Ph.D. degree in Electrical and Computer Engineering from the University of California Santa Barbara, USA in 2009. She is currently a Research Scientist at CNRS (French National Center for Scientific Research) and member of the Microelectronics Department at LIRMM since October 2011. Prior to joining CNRS, she was an R&D Engineer at Fermilab, IL, USA. She has also several visiting research position at Cadence Design Systems, CA, USA (2002-2004), Mentor Graphics, CA, USA (2005), IBM TJ Watson Research Center, NY, USA (2006-2007), STMicroelectronics, Grenoble, France (2008). Dr. Todri-Sanial is recipient of several awards, ACM Distinguished Speaker, CNRS Medaille de Bronze 2016, CNRS Scientific Excellence Award (PES) 2012, John Bardeen Fellow in Engineering at Fermilab 2009, Best Teaching Assistant at Univ. California Santa Barbara, 2006, etc. She has published over 100 papers in VLSI design area.

Asen Asenov

Asen Asenov (M96-SM05-F11) received the PhD degree in Solid State Physics from the Bulgarian Academy of Science, Sofia, Bulgaria, in 1989. He is the James Watt professor of Electrical Engineering at University of Glasgow and a former CEO of Gold Standard Simulations, Ltd, now part of Synopsys.