J. Daemen and V. Rijmen, The Design of Rijndael, 2002.
DOI : 10.1007/978-3-662-04722-4

B. Yang, K. Wu, and R. Karri, Secure scan, Proceedings of the 42nd annual conference on Design automation , DAC '05, pp.135-140, 2005.
DOI : 10.1145/1065579.1065617

J. Da-rolt, G. Di-natale, M. Flottes, and B. Rouzeyre, Scan Attacks and Countermeasures in Presence of Scan Response Compactors, European Test Symposium (ETS), pp.19-24, 2011.
URL : https://hal.archives-ouvertes.fr/lirmm-00647062

J. Da-rolt, G. Di-natale, M. Flottes, and B. Rouzeyre, Are advanced DfT structures sufficient for preventing scan-attacks?, 2012 IEEE 30th VLSI Test Symposium (VTS), pp.246-251, 2012.
DOI : 10.1109/VTS.2012.6231061
URL : https://hal.archives-ouvertes.fr/lirmm-00694536

S. S. Ali, O. Sinanoglu, S. M. Saeed, and R. Karri, New scan-based attack using only the test mode, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), pp.234-239, 2013.
DOI : 10.1109/VLSI-SoC.2013.6673281
URL : https://hal.archives-ouvertes.fr/hal-01380298

M. D. Silva, M. Flottes, G. Di-natale, B. Rouzeyre, P. Prinetto et al., Scan chain encryption for the test, diagnosis and debug of secure circuits, 2017 22nd IEEE European Test Symposium (ETS), pp.1-6, 2017.
DOI : 10.1109/ETS.2017.7968248
URL : https://hal.archives-ouvertes.fr/lirmm-01699254

M. D. Silva, M. Flottes, G. D. Natale, and B. Rouzeyre, Experimentations on scan chain encryption with PRESENT, 2017 IEEE 2nd International Verification and Security Workshop (IVSW), pp.45-50, 2017.
DOI : 10.1109/IVSW.2017.8031543
URL : https://hal.archives-ouvertes.fr/lirmm-01699258

C. De-canniere and B. Preneel, TRIVIUM Specifications " . ECRYPT Stream Cipher Project, Report, p.30, 2005.

C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, B. Keller et al., OPMISR: the foundation for compressed ATPG vectors, Proceedings International Test Conference 2001 (Cat. No.01CH37260), pp.748-757, 2001.
DOI : 10.1109/TEST.2001.966696

I. S. Committee, IEEE Standard Test Access Port and Boundary- Scan Architecture, IEEE Std, 1990.

, IEEE Standard Testability Method for Embedded Core-based Integrated Circuits, IEEE Std, pp.1500-2005, 2012.

, IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device, 2014.

K. Rosenfeld and R. Karri, Attacks and defenses for JTAG, IEEE Design and Test of Computers, pp.36-47, 2010.

K. Rosenfeld and R. Karri, Security-aware SoC test access mechanisms, 29th VLSI Test Symposium, pp.100-104, 2011.
DOI : 10.1109/VTS.2011.5783765

S. Kan, J. Dworak, and J. G. Dunham, Echeloned IJTAG data protection, 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST), 2016.
DOI : 10.1109/AsianHOST.2016.7835558

. Synopsys, DesignWare True Random Number Generator Core. [17] Synopsys, Design Compiler. [https://www.synopsys.com/ implementation-and-signoff/rtl-synthesis-test/dc-ultra, 2015.

T. Synopsys, https://www.synopsys.com/implementation-andsignoff/rtl-synthesis-test/test-automation/tetramax-atpg