I. S. Committee, IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std, 1990.

, IEEE Standard Testability Method for Embedded Core-based Integrated Circuits, IEEE Std, issue.2, pp.1500-2005, 2012.

, IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device, 2014.

J. Daemen and V. Rijmen, The Design of Rijndael, 2002.
DOI : 10.1007/978-3-662-04722-4

B. Yang, K. Wu, and R. Karri, Secure scan, Proceedings of the 42nd annual conference on Design automation , DAC '05, pp.135-140, 2005.
DOI : 10.1145/1065579.1065617

J. Darolt, G. D. Natale, M. Flottes, and B. Rouzeyre, Scan Attacks and Countermeasures in Presence of Scan Response Compactors, 2011 Sixteenth IEEE European Test Symposium, pp.19-24, 2011.
DOI : 10.1109/ETS.2011.30

J. Darolt, G. D. Natale, M. Flottes, and B. Rouzeyre, Are advanced DfT structures sufficient for preventing scan-attacks? In VTS, pp.246-251, 2012.

M. Doulcier, M. Flottes, and B. Rouzeyre, AES-Based BIST: Self-Test, Test Pattern Generation and Signature Analysis, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008), pp.314-321, 2008.
DOI : 10.1109/DELTA.2008.86
URL : https://hal.archives-ouvertes.fr/lirmm-00258769

G. Chiu and J. Li, A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.20, issue.1, pp.126-134, 2010.
DOI : 10.1109/TVLSI.2010.2089071

A. Das, J. Da-rolt, S. Ghosh, S. Seys, S. Dupuis et al., Secure JTAG Implementation Using Schnorr Protocol, Journal of Electronic Testing, vol.22, issue.11, pp.193-209, 2013.
DOI : 10.1109/MDT.2010.9
URL : https://hal.archives-ouvertes.fr/lirmm-00837904

L. Pierce and S. Tragoudas, Enhanced Secure Architecture for Joint Action Test Group Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1342-1345, 2013.
DOI : 10.1109/TVLSI.2012.2208209

X. Wang, D. Zhang, M. He, D. Su, and M. Tehranipoor, , 2017.

, Secure Scan and Test Using Obfuscation Throughout Supply Chain, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, issue.c, p.70

D. Silva, M. Flottes, M. , D. Natale, G. Rouzeyre et al., Scan chain encryption for the test, diagnosis and debug of secure circuits, 2017 22nd IEEE European Test Symposium (ETS), pp.1-6, 2017.
DOI : 10.1109/ETS.2017.7968248
URL : https://hal.archives-ouvertes.fr/lirmm-01892667

D. Silva, M. Flottes, M. , D. Natale, G. Rouzeyre et al., Experimentations on scan chain encryption with PRESENT, 2017 IEEE 2nd International Verification and Security Workshop (IVSW), pp.45-50, 2017.
DOI : 10.1109/IVSW.2017.8031543
URL : https://hal.archives-ouvertes.fr/lirmm-01699258

K. Rosenfeld and R. Karri, Attacks and Defenses for JTAG, IEEE Design & Test of Computers, vol.27, issue.1, pp.36-47, 2010.
DOI : 10.1109/MDT.2010.9

K. Rosenfeld and R. Karri, Security-aware SoC test access mechanisms, 29th VLSI Test Symposium, pp.100-104, 2011.
DOI : 10.1109/VTS.2011.5783765

S. Kan, J. Dworak, and J. G. Dunham, Echeloned IJTAG data protection, 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST), 2016.
DOI : 10.1109/AsianHOST.2016.7835558

C. De-canniere and B. Preneel, TRIVIUM Specifications. ECRYPT Stream Cipher Project, p.30, 2005.