V. F. Pavlidis, I. Savidis, and E. G. Friedman, Three-dimensional integrated circuit design, 2017.

C. Richardson, M. Tsuriya, and H. Fu, Technology roadmap overviews and future direction through technology gaps, IEEE International Conference on Electronics Packaging, pp.35-40, 2017.

A. W. Topol, D. C. Tulipe, L. Shi, D. J. Frank, K. Bernstein et al., Three-dimensional integrated circuits, IBM Journal of Research and Development, vol.50, pp.491-506, 2006.

C. Metzler, A. Todri, A. Bosio, L. Dilillo, P. Girard et al., Through-silicon-via resistive-open defect analysis, 2012 17th IEEE European Test Symposium (ETS), pp.1-1, 2012.
URL : https://hal.archives-ouvertes.fr/lirmm-00806848

A. C. Hsieh and T. Hwang, Tsv redundancy: Architecture and design issues in 3-d ic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.20, issue.4, pp.711-722, 2012.

F. Darve, A. Sheibanyrad, P. Vivet, and F. Petrot, Physical implementation of an asynchronous 3d-noc router using serial vertical links, IEEE Annual Symposium on VLSI, pp.25-30, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00680437

C. Effiong, V. Lapotre, A. Gamatie, G. Sassatelli, A. Todri-sanial et al., On the performance exploration of 3d nocs with resistive-open tsvs, IEEE Annual Symposium on VLSI, pp.579-584, 2015.
URL : https://hal.archives-ouvertes.fr/lirmm-01248588

A. Kologeski, F. L. Kastensmidt, V. Lapotre, A. Gamatié, G. Sassatelli et al., Performance exploration of partially connected 3d nocs under manufacturing variability, IEEE 12th International New Circuits and Systems Conference, vol.2014, pp.61-64, 2014.
URL : https://hal.archives-ouvertes.fr/lirmm-01248595

,

C. Effiong, G. Sassatelli, and A. Gamatié, Distributed and dynamic shared-buffer router for high-performance interconnect, Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip, vol.2, pp.1-2, 2017.
URL : https://hal.archives-ouvertes.fr/lirmm-01622889

, Scalable and power-efficient implementation of an asynchronous router with buffer sharing, Euromicro Conference on Digital System Design, pp.171-178, 2017.

I. M. Panades and A. Greiner, Bi-synchronous fifo for synchronous circuit communication well suited for network-on-chip in gals architectures, Symp. on Networks-on-Chip (NOCS'07), pp.83-94, 2007.

J. Spars and S. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, 2010.

A. T. Tran and B. Baas, Noctweak: a highly parameterizable simulator for early exploration of performance and energy of networks on-chip, ECE Dep., Univ. of Cal, 2012.

V. Kiani and M. Reshadi, Mapping multiple applications onto 3d nocbased mpsocs supporting wireless links, The Journal of Supercomputing, vol.73, issue.5, pp.2187-2213, 2017.

S. H. Rezaei, A. Mazloumi, M. Modarressi, and P. Lotfi-kamran, Dynamic resource sharing for high-performance 3-d networks-on-chip, IEEE Computer Architecture Letters, vol.15, issue.1, pp.5-8, 2016.