The future of microprocessors, vol.54, pp.46-53, 2011. ,
Overview of the MPSoC design challenge, Proc. the 43rd Design Automation Conference, pp.274-279, 2006. ,
Physical Design for 3D Integrated Circuits, 2015.,
URL : https://hal.archives-ouvertes.fr/lirmm-01444988
POWER4 system microarchitecture, IBM Journal of Research and Development, vol.46, issue.1, pp.5-25, 2010. ,
Power supply noise aware workload assignment for multi-core systems, Proc. the 27th, pp.330-337, 2008.,
URL : https://hal.archives-ouvertes.fr/lirmm-01973860
Power Gating Aware Task Scheduling in MPSoC, IEEE Transactions on Very Large Scale Integration Systems, vol.19, pp.1801-1812, 2011. ,
Power delivery for 3D chip stacks: Physical modeling and design implication, Proc. the 16th IEEE Topical Meeting on Electrical Performance of Electronic Packaging and Systems, pp.205-208, 2007. ,
Towards thermally-aware design of 3D ,
, MPSoCs with inter-tier cooling, Proc. the 14rh Design, Automation and Test in Europe Conference and Exhibition, pp.1466-1471, 2011.
A unified modeling of NBTI and hot carrier injection for MOSFET reliability, Proc. the 7th ,
Thermal-Aware Task Scheduling for 3D ,
, Multicore Processors. IEEE Transactions on Parallel & Distributed Systems, vol.21, pp.60-71, 2010.
, IEEE Transactions on Very Large Scale Integration Systems, vol.14, issue.5, pp.501-513, 2006.
TGFF: task graphs for free, Proc. the 15th International Hardware/Software Codesign and System Synthesis, pp.97-101, 1998. ,
, Modeling of power delivery into 3D chips on silicon interposer, Proc. the 62nd IEEE Electronic Components and Technology Conference, pp.683-689, 2012.
Architecture implications of pads as a scarce resource, Proc. the 41st International Symposium on Computer Architecuture, pp.373-384, 2014. ,
A Framework for Architectural-Level Power Analysis and Optimizations, Proc. the 27th IEEE/ACM International Symposium on Computer Architecture, pp.83-94, 2000. ,
Automatically characterizing large scale program behavior, Proc. the 7th IEEE/ACM International Conference on Architectural Support for Programming Languages and Operating Systems, pp.45-57, 2002. ,
Power supply noise-aware workload assignments for homogeneous 3D MPSoCs with thermal consideration, Proc. the 19th IEEE/ACM Asia and South Pacific Design Automation Conference, pp.544-549, 2014.,
URL : https://hal.archives-ouvertes.fr/lirmm-01248596
Understanding voltage variations in chip multiprocessors using a distributed power-delivery network ,
, Proc. the 10th Design, Automation and Test in Europe Conference and Exhibition, pp.624-629, 2007.
Fast Power Grid Simulation, Proc. the 37th Design Automation Conference, pp.156-161, 2000. ,
Full chip leakage estimation considering power supply and temperature variations ,
, Proc. the 12nd International Symposium on Low Power Electronics and Design, pp.78-83, 2007.
Efficient large-scale power grid analysis based on preconditioned krylov-subspace iterative methods, the 38th Design Automation Conference, pp.559-562, 2001. ,
Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Proc. the 33rd International Symposium on Computer Architecture, pp.130-141, 2006. ,
Static Task Scheduling And Allocation Algorithms For Scalable Parallel And Distributed Systems: Classification And Performance Comparison, Annual Review Of Scalable Computing, pp.107-227, 2015. ,
Thermal-aware task scheduling at the system software level, Proc. the 12nd International Symposium on Low Power Electronics and Design, pp.213-218, 2007. ,
Lifetime reliability-aware task allocation and scheduling for MPSoC platforms, Proc. the 12nd Design, Automation & Test in Europe Conference and Exhibition, pp.51-56, 2009. ,
Thermalconstrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs, IEEE Transactions on Very Large Scale Integration Systems, vol.21, issue.2, pp.239-249, 2013. ,
A 48-Core IA-32 messagepassing processor with DVFS in 45nm ,
, Proc. the 57th International Solid-State Circuits Conference, pp.108-109, 2010.
Integration and frequency dependent electrical modeling of Through Silicon Vias (TSV) for high density 3DICs,
URL : https://hal.archives-ouvertes.fr/hal-00604331
, Proc. the 14th International Interconnect Technology Conference, pp.1-3, 2010.
Impact of power-supply noise on timing in high-frequency microprocessors, IEEE Transactions on Advanced Packaging, vol.27, issue.1, pp.135-144, 2004. ,
Power Supply Noise in SoCs: Metrics, Management, and Measurement. Design & Test of Computers, vol.24, pp.236-244, 2007. ,
Modeling and estimation of power supply noise using linear programming, Proc. the 30th International Conference on Computer-Aided Design, pp.537-542, 2011. ,
Control techniques to eliminate voltage emergencies in high performance processors, Proc. the 9th International Symposium on High-Performance Computer Architecture, pp.79-90, 2003. ,
Microarchitectural simulation and control of di/dt-induced power supply voltage variation, Proc. the 8th High-Performance Computer Architecture, pp.7-16, 2002. ,
Compact Physical Models for Power Supply Noise and Chip/Package Co-Design of Gigascale Integration, Proc. the 58th Electronic Components and Technology Conference, pp.1659-1666, 2008. ,
Distributed TSV Topology for 3-D Power-Supply Networks ,
, IEEE Transactions on Very Large Scale Integration Systems, vol.20, issue.11, pp.2066-2079, 2012.
Voltage propagation method for 3-D power grid analysis, Proc. the 15th Design, Automation & Test in Europe Conference & Exhibition, pp.844-847, 2012. ,
A Study of 3-D Power Delivery Networks With Multiple Clock Domains, IEEE Transactions on Very Large Scale Integration Systems, vol.24, issue.11, pp.3218-3231, 2016.,
URL : https://hal.archives-ouvertes.fr/lirmm-01446137
Temperature Aware Task Scheduling in MPSoCs, Proc. the 10th Design, Automation and Test in Europe Conference and Exhibition, pp.1659-1664, 2007. ,
Thermal Modeling, Characterization and Management of On-Chip Networks, Proc. the 37th IEEE/ACM International Symposium on Microarchitecture, pp.67-78, 2004. ,
Stochastic modeling of a thermally-managed multicore system, Proc. the 45th Design Automation Conference, pp.728-733, 2008. ,
Analytical heat transfer model for three-dimensional integrated circuits incorporating through silicon via effect -RETRACTED. Micro & Nano Letters, vol.7, pp.994-996, 2012. ,
Dynamic thermal management in 3D multicore architecture through run-time adaptation, Proc. the 14th Design, Automation & Test in Europe Conference & Exhibition, pp.1-6, 2011. ,
Temperature Aware Task Scheduling in MPSoCs, Proc. 10th Design, Automation & Test in Europe Conference & Exhibition, pp.1659-1664, 2007. ,
Temperature aware task sequencing and voltage scaling, Proc. the 27th IEEE/ACM International Conference on Computer-Aided Design, pp.618-623, 2008. ,
An online thermal-constrained task scheduler for 3D multi-core processors, Proc. the 18th IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition, pp.351-356, 2015. ,
Power-yield optimization in MPSoC task scheduling under process variation, Proc. the 11st International Symposium on Quality Electronic Design, pp.747-754, 2010. ,
Energy-and performance-aware mapping for regular NoC architectures, IEEE Transactions on ,