Q. Deng, L. Ramos, R. Bianchini, D. Meisner, and T. Wenisch, Active low-power modes for main memory with memscale, IEEE Micro, vol.32, issue.3, pp.60-69, 2012.

S. Li, P. Chi, J. Zhao, K. T. Cheng, and Y. Xie, Leveraging nonvolatility for architecture design with emerging nvm, IEEE NVMSA, pp.1-5, 2015.

Y. Xie, Modeling, architecture, and applications for emerging memory technologies, IEEE Design Test of Computers, vol.28, issue.1, pp.44-51, 2011.

D. Apalkov, Spin-transfer torque magnetic random access memory (stt-mram), J. Emerg. Technol. Comput. Syst, vol.9, issue.2, p.35, 2013.

J. Meza, J. Li, and O. Mutlu, Evaluating row buffer locality in future nonvolatile main memories, vol.12, p.2017

E. Kltrsay, M. Kandemir, A. Sivasubramaniam, and O. Mutlu, Evaluating stt-ram as an energy-efficient main memory alternative, IEEE ISPASS, pp.256-267, 2013.

K. Rho, 23.5 a 4gb lpddr2 stt-mram with compact 9f2 1t1mtj cell and hierarchical bitline architecture, 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp.396-397, 2017.

K. Asifuzzaman, Performance impact of a slower main memory: A case study of stt-mram in hpc, MEMSYS, pp.40-49, 2016.

, Micron Technology inc, 2012.

H. Lim, S. Lee, and H. Shin, Switching time and stability evaluation for writing operation of stt-mram crossbar array, IEEE Transactions on Electron Devices, vol.63, issue.10, pp.3914-3921, 2016.

N. Binkert, The gem5 simulator, SIGARCH Comput. Archit. News, vol.39, issue.2, pp.1-7, 2011.

M. Poremba, T. Zhang, and Y. Xie, Nvmain 2.0: A user-friendly memory simulator to model (non-)volatile memory systems, IEEE Computer Architecture Letters, vol.14, issue.2, pp.140-143, 2015.

A. Butko, F. Bruguier, A. Gamati, G. Sassatelli, D. Novo et al., Full-system simulation of big.little multicore architecture for performance and energy exploration, IEEE MCSOC, pp.201-208, 2016.
URL : https://hal.archives-ouvertes.fr/lirmm-01418745

J. L. Henning, Spec cpu2006 benchmark descriptions, SIGARCH Comput. Archit. News, vol.34, issue.4, pp.1-17, 2006.


A. Butko, R. Garibotti, L. Ost, V. Lapotre, A. Gamatie et al., A trace-driven approach for fast and accurate simulation of manycore architectures, ASPDAC, pp.707-712, 2015.
URL : https://hal.archives-ouvertes.fr/lirmm-01255921

C. Bienia, S. Kumar, J. P. Singh, and K. Li, The parsec benchmark suite: Characterization and architectural implications, PACT, pp.72-81, 2008.