, International Technology Roadmap for Semiconductors, 2011.

F. Demmerle, Integrated RF-CMOS Transceivers challenge RF Test, Proc. IEEE International Test Conference, pp.1-8, 2006.

C. C. Su, Dynamic analog testing via ATE digital test channels, Proc. IEEE Asian Test Symp, pp.308-312, 2004.

N. Pous, Exploiting zero-crossing for the analysis of FM modulated analog/RF signals using digital ATE, Proc. IEEE Asian Test Symp, pp.261-266, 2009.
URL : https://hal.archives-ouvertes.fr/lirmm-00436384

N. Pous, A Level-Crossing Approach for the Analysis of RF Modulated Signals using only Digital Test Resources, J. of Electronic Testing: Theory and App. (JETTA), vol.27, pp.289-303, 2011.
URL : https://hal.archives-ouvertes.fr/lirmm-00702746

F. Azais and L. Latorre, Low-cost SNR estimation of analog signals using standard digital automated test equipment (ATE), Proc. IEEE Int. New Circuits and Systems Conf (NEWCAS), pp.197-200, 2012.
URL : https://hal.archives-ouvertes.fr/lirmm-00803558

I. Kore, Multi-site test of RF transceivers on low-cost digital ATE, Proc. IEEE International Test Conference (ITC), pp.1-10, 2011.

C. H. Peng, A novel RF self test for a combo SoC on digital ATE with multi-site applications, Proc. IEEE International Test Conference (ITC), pp.1-8, 2014.

M. Ishida and K. Ichiyama, An ATE System for Testing RF Digital Communication Devices With QAM Signal Interfaces, IEEE Design & Test, vol.33, issue.6, pp.15-22, 2016.

T. Vayssade, Low-cost functional test of a 2.4 GHz OQPSK transmitter using standard digital ATE, Proc. IEEE Int'l On-Line Test Conferance (IOLTS), pp.1-6, 2018.
URL : https://hal.archives-ouvertes.fr/lirmm-01997910

K. Ichiyama, A functional test of 2-GHz/4-GHz RF digital communication device using digital tester, Proc. IEEE International Test Conference (ITC), pp.1-10, 2013.

S. David-grignot, F. Azais, L. Latorre, and F. Lefevre, Low-cost phase noise testing of complex RF ICs using standard digital ATE, Proc. IEEE International Test Conference (ITC), pp.1-9, 2014.
URL : https://hal.archives-ouvertes.fr/lirmm-01119356

S. David-grignot, F. Azaïs, L. Latorre, and F. Lefevre, A new technique for low-cost phase noise production testing from 1-bit signal acquisition, Proc.IEEE European Test Symposium (ETS), pp.1-6, 2015.
URL : https://hal.archives-ouvertes.fr/lirmm-01233093

J. Huang and K. Cheng, An on-chip short-time interval measurement technique for testing high-speed communication links, Proc. IEEE VLSI Test Symposium (VTS), pp.380-385, 2001.

S. Sunter and A. Roy, On-chip digital jitter measurement, from megahertz to gigahertz, IEEE Design & Test of Computers, vol.21, issue.4, pp.314-321, 2004.

M. Tytgat, M. Steyaert, and P. Reynaert, Time Domain Model for Costas Loop Based QPSK Receiver, PRIME; Conference on Ph.D. Research in Microelectronics & Electronics, pp.1-4, 2012.