M. Zwerg, S. Khanna, and S. Bartling, Non-volatile logic SoC with software-hardware co-design and integrated supply supervisor for energy harvesting applications, pp.887-889, 2017.

S. Izumi, Normally Off ECG SoC With Non-Volatile MCU and Noise Tolerant Heartbeat Detector, IEEE Trans. Biomed. Circuits Syst, vol.9, issue.5, pp.641-651, 2015.

S. Khanna, S. C. Bartling, M. Clinton, S. Summerfelt, J. A. Rodriguez et al., An FRAM-Based Nonvolatile Logic MCU SoC Exhibiting 100% Digital State Retention at VDD = 0 V Achieving Zero Leakage With <400-ns Wakeup Time for ULP Applications, IEEE J. Solid-State Circuits, vol.49, issue.1, pp.95-106, 2014.

G. Lallement, F. Abouzeid, M. Cochet, J. Daveau, P. Roche et al., A 2.7 pJ/cycle 16 MHz, 0.7 µW Deep Sleep Power ARM Cortex-M0+ Core SoC in 28 nm FD-SOI, IEEE J. SolidState Circuits, vol.53, issue.7, pp.2088-2100, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01788358

V. K. Singhal, V. Menezes, S. Chakravarthy, and M. Mehendale, A 10.5uA/MHz at 16MHz single-cycle non-volatile memory access microcontroller with full state retention at 108nA in a 90nm process, pp.1-3, 2015.

L. Lin, S. Jain, and M. Alioto, A 595pW 14pJ/Cycle microcontroller with dual-mode standard cells and self-startup for battery-indifferent distributed sensing, pp.44-46, 2018.

, STM32L0 -ARM Cortex-M0+ ultra-low-power MCUsSTMicroelectronics

, STM32F0 -ARM Cortex-M0 Microcontrollers -STMicroelectronics

, "LPC1100 Series: Scalable Entry-level Microcontrollers (MCUs) based on Arm® Cortex®-M0+/M0 Cores|NXP, 2018.

, Low power short-range wireless products -Nordic Semiconductor

, 32-bit Arm® Cortex®-M0 PSoC® 4, p.22, 2018.

, ARM Cortex M0+ FM0+

J. Meena, S. Sze, U. Chand, and T. Tseng, Overview of emerging nonvolatile memory technologies, Nanoscale Res. Lett, vol.9, issue.1, p.526, 2014.

L. Cargnini, L. Torres, R. Brum, S. Senni, and G. Sassatelli, Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory, J. Low Power Electron. Appl, vol.4, issue.3, pp.214-230, 2014.
URL : https://hal.archives-ouvertes.fr/lirmm-01306304

D. Saida, 1X-to 2X-nm perpendicular MTJ Switching at Sub-3-ns Pulses Below 100 µA for High-Performance Embedded STT-MRAM for Sub-20-nm CMOS, IEEE Trans. Electron Devices, vol.64, issue.2, pp.427-431, 2017.

H. Noguchi, 4Mb STT-MRAM-based cache with memoryaccess-aware power optimization and write-verify-write / readmodify-write scheme, pp.132-133, 2016.

H. Noguchi, A 3.3ns-access-time 71.2uW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture, pp.1-3, 2015.

Y. J. Song, Highly functional and reliable 8Mb STT-MRAM embedded in 28nm logic, 2016.

Y. Lu, Fully functional perpendicular STT-MRAM macro embedded in 40 nm logic for energy-efficient IOT applications, 2015.

, CPU Energy Benchmark -MCU Energy Benchmark -ULPMark -EEMBC Embedded Microprocessor Benchmark Consortium, p.22, 2018.

I. Kouznetsov, Embedded 28-nm Charge-Trap NVM Technology," presented at the Flash Memory Summit, 2017.