A. P. Stroele and H. Wunderlich, Hardware-Optimal Test Register Insertion, IEEE Trans. on CAD, vol.7, issue.6, pp.531-539, 1998.

A. Krasniewski and A. Albicki, Automatic Design of Exhaustively Self-Testing Chips with BILBO Operators, ITC, pp.362-371, 1985.

C. L. Hudson and G. D. Peterson, Parallel Self-Test with Pseudo-Random Test Patterns, ITC, pp.954-963, 1987.

P. R. Chalasani, Design of Testable VLSI Circuits with Minimum Area Overhead, IEEE Trans. on Computers, vol.38, issue.10, 1989.

A. Basu, T. C. Wilson, D. K. Banerji, and J. C. Majithia, An Approach to Minimize Testability Overhead for BILBO based Buil, Self-Test, Inter. Conf. on VLSI Design, pp.354-355, 1992.

S. Lin, C. A. Njinda, and M. A. Breuer, Generating a Family of testable Designs Using the BILBO Methodology, p.7189, 1993.

D. Gizopoulos, A. Paschalis, and Y. Zorian, An effective BIST scheme for Datapaths, pp.76-85, 1996.

I. Parulkar, S. K. Gupta, and M. A. Breuer, Introducing Redundant Computations in a Behavior for Reducing BIST Resources, DAC, pp.548-553, 1998.

L. Avra, Allocation and Assignment in High-Level Synthesis for Self-Testable Data Paths, ITC, pp.463-472, 1991.

H. Harmanani, C. Papachristou, S. Chiu, and M. Nourani, SYNTEST: An Environment for System-Level Design for Test, EDAC, pp.402-407, 1992.

I. Parulkar, S. K. Gupta, and M. A. Breuer, Allocation Techniques for Reducing BIST Area Overhead of Data Paths, Jetta, vol.13, pp.149-166, 1998.

I. G. Harris and A. Orailoglu, Micro-architectural Synthesis of VLSI Designs with High Test Concurrency, pp.206-211, 1994.

D. Berthelot, M. L. Flottes, and B. Rouzeyre, BISTing Datapaths under heterogeneous Test Schemes, Jetta, vol.14, pp.115-123, 1999.
URL : https://hal.archives-ouvertes.fr/lirmm-02288809

D. Berthelot, M. L. Flottes, and B. Rouzeyre, BISTing Data Paths at Behavioral Level" Submitted to ITC, 2000.

C. A. Papachristou, M. Baklashov, and K. Lai, High Level Test Synthesis for Behavioral and Structural Design, Jetta, vol.13, pp.167-188, 1998.

M. S. Abadir and M. A. Breuer, Constructing optimal test schedules for VLSI circuits having built-in test hardware, p.15

, Intl Fault Tolerant Computing Conf, pp.165-170, 1985.