High level synthesis: a data path partitioning method dedicated to speed enhancement - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier
Communication Dans Un Congrès Année : 1991

High level synthesis: a data path partitioning method dedicated to speed enhancement

Résumé

In the field of high level synthesis, a speed improvement of structural designs can be obtained by partitioning the physical data path of the behavioral compilers outcome. This speed improvement is achieved by increasing the number of operations treated simultaneously without appreciable overhead in the silicon area. The authors present a partitioning method based on bus splitting. This method makes use of hierarchical clustering and a description of all the measures needed for partitioning is given.
Fichier principal
Vignette du fichier
high-level-synthesis.pdf (582.09 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)

Dates et versions

lirmm-02288876 , version 1 (19-03-2022)

Identifiants

Citer

Fabrice Monteiro, Bruno Rouzeyre, Georges Sagnes. High level synthesis: a data path partitioning method dedicated to speed enhancement. EDAC 1991 - European Conference on Design Automation, Feb 1991, Amsterdam, Netherlands. pp.123-128, ⟨10.1109/EDAC.1991.206374⟩. ⟨lirmm-02288876⟩
66 Consultations
37 Téléchargements

Altmetric

Partager

More