A. Moini, Vision Chips, pp.0-7923, 2000.

Y. Ni, F. Devos, M. Boujrad, and J. H. Guan, Histogram-Equalization-Based Adaptive Image Sensor for Real Time Vision, IEEE Journal of Solid State Circuits, vol.32, issue.7, pp.1027-1036, 1997.

C. F. Chiu and C. Y. Wu, The Design of RotationInvariant Pattern Recognition Using the Silicon Retina, IEEE Journal of Solid-state Circuits

S. Kawahito, M. Yoshida, M. Sasaki, K. Umehara, D. Miyazaki et al., A CMOS Image Sensor with Analog Two-Dimensional DCT-Based Compression Circuits for One-Chip Cameras, IEEE Journal of Solid State Circuits, vol.32, issue.12, pp.2030-204, 1997.

A. Moini, A. Bouzerdoum, and K. Eshraghan,

A. Yakovleff, X. T. Nguyen, A. Blanksby, R. Beare, D. Abbott et al., An Insect Vision-Based Motion Detection Chip, IEEE Journal of Solid-state Circuits, vol.32, issue.2, pp.279-284, 1997.

P. Gonia, B. Lamalle, and G. Cathebras, Dispositif d'intercorrklation d'une image, 1999.

B. Lamalle, P. Gorria, L. F. Lew-yan-voon, and G. Cathebras, The Study and Design of a Programmable Silicon Retina for Real Time Pattern Recognition, Proceedings of EOS/SPIE Symposium on Applied Photonics, Thistle Hotel, vol.4076, pp.22-25, 2000.

G. Cathebras, B. Bellach, and D. Navarro, RealTime Pattern Recognition Retina in CMOS Technology, Proceedings of the 2001 International Conference on Quality Control by Artificial Vision -QCAV, pp.21-23, 2001.

. Aubreton, Etude, caractkrisation et mise en aeuvre dime rktine d'intercorrklation, 2001.

S. K. Mendis, S. E. Kemery, R. C. Gee, B. Pain, C. O. Staller et al., CMOS Active, vol.32, issue.4, pp.526-534, 1997.

, Pixel Image Sensors for Htighly Integrated Imaging Systems, IEEE Journal of Solid-state Circuits, vol.32, issue.2, pp.187-197, 1997.

B. Yadid-pecht, C. Pain, C. Staller, E. Clark, E. Fossum-;-y.iida et al., A1/4-Inch 330k: Square Pixel Progressive Scan CMOS Active Pixel Image Sensor, IEEE J o~g a l of Solid-state Circuits, vol.32, issue.2, p.2047, 1997.

G. W. Wodnicki, M. D. Roberts, and . Levine, A Log-Polar Image Sensor Fabricated in a Standard 1.2-pm ASIC CMOS Process, IEEE Journal of Solid-state Circuits, vol.32, issue.8, 1997.

S. Decker, D. M. Graph, K. Bremer, and C. G. Soqni, A 256x256 CIMOS Array with Wide Dynamic Range Pixels and Column-Parallel Digital Output, IEEE Journal of Solid-state Circuits, vol.33, issue.12, pp.285-288, 2007.