, IEEE Standard for Test Access Port and Boundary-Scan Architecture, vol.13, pp.1-444, 2013.

, Method for Embedded Core-based Integrated Circuits, IEEE Standard Testability, vol.29, pp.1-136

, IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device, IEEE Std 1687-2014, pp.1-283, 2014.

B. Yang, K. Wu, and R. Karri, Secure Scan: A Design-for-Test Architecture for Crypto Chips, IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, vol.25, issue.10, pp.2287-2293, 2006.

J. Darolt, G. D. Natale, M. Flottes, and B. Rouzeyre, Scan Attacks and Countermeasures in Presence of Scan Response Compactors, Sixteenth IEEE European Test Symposium, pp.19-24, 2011.

J. Da-rolt, G. D. Natale, M. Flottes, and B. Rouzeyre, Are advanced DfT structures sufficient for preventing scan-attacks?, 2012 IEEE 30th VLSI Test Symposium (VTS), pp.246-251, 2012.
URL : https://hal.archives-ouvertes.fr/lirmm-00694536

S. S. Ali, O. Sinanoglu, S. M. Saeed, and R. Karri, New scan-based attack using only the test mode, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration, pp.234-239, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01380298

J. Daemen and V. Rijmen, The Design of Rijndael, 2002.

K. Rosenfeld and R. Karri, Attacks and Defenses for JTAG, IEEE Design & Test of Computers, vol.27, pp.36-47, 2010.

M. Doulcier, M. -. Flottes, and B. Rouzeyre, AES-Based BIST: SelfTest, Test Pattern Generation and Signature Analysis, 4th IEEE International Symposium on Electronic Design, Test and Applications, pp.314-321, 2008.
URL : https://hal.archives-ouvertes.fr/lirmm-00258769

A. Schubert and W. Anheier, On Random Pattern Testability of Cryptographic VLSI Cores, Journal of Electronic Testing: Theory and Applications archive, vol.16, pp.185-192, 2000.

G. D. Natale, M. Doulcier, M. Flottes, and B. Rouzeyre, Self-Test Techniques for Crypto-Devices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.18, pp.329-333, 2010.
URL : https://hal.archives-ouvertes.fr/lirmm-00365359

G. Chiu and J. C. Li, A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.20, pp.126-134, 2012.

A. Das, J. Da-rolt, S. Ghosh, S. Seys, S. Dupuis et al., Secure JTAG implementation using schnorr protocol, Journal of Electronic Testing: Theory and Applications, vol.29, issue.2, pp.193-209, 2013.
URL : https://hal.archives-ouvertes.fr/lirmm-00837904

L. Pierce and S. Tragoudas, Enhanced Secure Architecture for Joint Action Test Group Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.21, pp.1342-1345, 2013.

X. Wang, D. Zhang, M. He, D. Su, and M. Tehranipoor, Secure Scan and Test Using Obfuscation Throughout Supply Chain, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.37, issue.9, pp.1867-1880, 2018.

K. Rosenfeld and R. Karri, Security-aware SoC test access mechanisms, 29th VLSI Test Symposium, pp.100-104, 2011.

S. Kan, J. Dworak, and J. G. Dunham, Echeloned IJTAG data protection, IEEE Asian Hardware-Oriented Security and Trust (AsianHOST), pp.1-6, 2016.

M. Silva, E. Valea, M. Flottes, S. Dupuis, G. D. Natale et al., A New Secure Stream Cipher for Scan Chain Encryption, 2018 IEEE 3rd International Verification and Security Workshop (IVSW), pp.68-73, 2018.
URL : https://hal.archives-ouvertes.fr/lirmm-01867256

C. De-canniere and B. Preneel, TRIVIUM Specifications. ECRYPT Stream Cipher Project, vol.30, 2005.

A. Bogdanov, L. R. Knudsen, G. Leander, C. Paar, A. Poschmann et al., PRESENT: An Ultra-Lightweight Block Cipher, CHES 2007, vol.4727, pp.450-466, 2007.

C. Beierle, J. Jean, S. Kölbl, G. Leander, A. Moradi et al., The SKINNY Family of Block Ciphers and its LowLatency Variant MANTIS, 2016.

M. Silva, M. Flottes, G. D. Natale, and B. Rouzeyre, Preventing Scan Attacks on Secure Circuits Through Scan Chain Encryption, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
URL : https://hal.archives-ouvertes.fr/lirmm-01867245

A. , White Paper Protecting the FPGA Design From Common Threats, Memory, pp.1-5, 2009.

. Synopsys, DesignWare True Random Number Generator Core, 2015.