



Evaluation of embedded STT-MRAM for Ultra-Low Power applications

Guillaume Patrigeon, Pascal Benoit and Lionel Torres 13^{ème} Colloque National du GDR SOC²



Using benefits of emerging Non-Volatile memories in Ultra-Low Power systems-on-chip to reduce power consumption for Internet of Things devices



The MASTA project, which has received funding from the French National Research Agency under grants ANR-15-CE24-0033-01, has been launched with objective the exploration of MRAM memories in ULP SoCs.

Total power estimation,

energy consumption

prediction



Application

Hardware

specifications

Technology

data

FPGA

design

Power

models

ASIC

design

Activity

Monitor

MCU power

estimation



FPGA-based prototyping is faster than

simulation, can be interfaced with

commercial or custom devices and so

can be deployed with other nodes for

application level evaluation.