M. Ebara, K. Yamada, K. Kojima, J. Furuta, and K. Kobayashi, Process dependence of soft errors induced by alpha particles, heavy ions, and high energy neutrons on flip flops in FDSOI, IEEE J. Electron Devices Soc, vol.7, issue.1, pp.817-824, 2019.

M. Hashimoto, K. Kobayashi, J. Furuta, S. Abe, and Y. Watanabe, Characterizing SRAM and FF soft error rates with measurement and simulation, VLSI J, vol.69, pp.161-179, 2019.

B. Narasimham, Scaling trends and bias dependence of the soft error rate of 16 nm and 7 nm FinFET SRAMs, Proc. Int. Reliab. Phys. Symp, pp.1-4, 2018.

S. K. Thirumala, Dual mode ferroelectric transistor based non-volatile flip-flops for intermittently-powered systems, Proc. Int. Symp. Low Power Electron. Design, pp.1421-1432, 2018.

B. Xia, J. Wu, H. Liu, K. Zhou, and Z. Miao, Design and comparison of high-reliable radiation-hardened flip-flops under SMIC 40 nm process, J. Circuit, Syst. Comput, vol.25, issue.12, pp.1-19, 2016.

R. Bishnoi, F. Oboril, and M. B. Tahoori, Design of defect and faulttolerant nonvolatile spintronic flip-flops, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.25, issue.4, pp.1421-1432, 2016.

Y. Li, H. Wang, R. Liu, L. Chen, I. Nofal et al., A quatrobased 65-nm flip-flop circuit for soft-error resilience, IEEE Trans. Nucl. Sci, vol.64, issue.6, pp.1554-1561, 2017.

H. Nan and K. Choi, High performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology, IEEE Trans. Circuits Syst. I, Reg. Papers, vol.59, issue.7, pp.1445-1457, 2012.

A. Yan, H. Liang, Z. Huang, C. Jiang, and M. Yi, A self-recoverable, frequency-aware and cost-effective robust latch design for nanoscale CMOS technology, IEICE Trans. Electron, issue.12, pp.1171-1178, 2015.

N. Eftaxiopoulos, N. Axelos, and K. Pekmestzi, DIRT latch: A novel low cost double node upset tolerant latch, Microelectron. Rel, vol.68, pp.57-68, 2017.

A. Watkins and S. Tragouodas, A highly robust double node upset tolerant latch,'' in Proc, IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst, pp.1421-1432, 2016.

X. Hui and Z. Yun, Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches, IEICE Electron. Exp, vol.12, issue.9, pp.1-7, 2015.

S. Lin, Y. Kim, and F. Lombardi, Design and performance evaluation of radiation hardened latches for nanoscale CMOS, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.19, issue.7, pp.1315-1319, 2011.

A. Yan, Z. Huang, M. Yi, X. Xu, Y. Ouyang et al., Doublenode-upset-resilient latch design for nanoscale CMOS technology, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.25, issue.6, 1978.

Z. Huang, H. Liang, and S. Hellebrand, A high performance SEU tolerant latch, J. Electro. Test, vol.31, issue.4, pp.349-359, 2015.

R. Rajaei, M. Tabandeh, and M. Fazeli, Single event multiple upset (SEMU) tolerant latch designs in presence of process and temperature variations, J. Circuits, Syst. Comput, vol.24, issue.1, pp.1-31, 2015.

Y. Shiyanovskii, A. Rajendran, and C. Papachristou, A low power memory cell design for SEU protection against radiation effects, Proc. Conf. Adapt. Hardw. Syst, pp.288-295, 2012.

D. Lin, A novel highly reliable and low-power radiation hardened SRAM bit-cell design, IEICE Electron. Exp, vol.15, issue.3, pp.1-8, 2018.

C. Qi, L. Xiao, T. Wang, J. Li, and L. Li, A highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets, IEEE Trans. Device Mater. Rel, vol.16, issue.3, pp.388-395, 2016.

C. Hu, S. Yue, and S. Lu, Design of a novel 12T radiation hardened memory cell tolerant to single event upsets (SEU),'' in Proc

, Conf. Integr. Circuits Microsyst, pp.182-185, 2017.

J. Jiang, Y. Xu, W. Zhu, J. Xiao, and S. Zou, Quadruple cross-coupled latch-based 10T and 12T SRAM bit-cell designs for highly reliable terrestrial applications, IEEE Trans. Circuits Syst. I, Reg. Papers, vol.66, issue.3, pp.967-977, 2019.

C. Peng, Radiation-hardened 14T SRAM bitcell with speed and power optimized for space application, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.27, issue.2, pp.407-415, 2019.

J. Guo, Novel radiation-hardened-by-design (RHBD) 12T memory cell for aerospace applications in nanoscale CMOS technology, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.25, issue.5, pp.1593-1600, 2017.

A. Yan, C. Lai, Y. Zhang, J. Cui, Z. Huang et al., Novel low cost, double-and-triple-node-upset-tolerant latch designs for nano-scale CMOS, IEEE Trans. Emerg. Topics Comput

D. Lin, A novel SEU tolerant memory cell for space applications, IEICE Electron. Exp, vol.15, issue.17, pp.1-8, 2018.

A. Yan, Design of a sextuple cross-coupled SRAM cell with optimized access operations for highly reliable terrestrial applications,'' in Proc, IEEE Asian Test Symp, pp.1-6, 2019.