



**HAL**  
open science

# Design and Technology-level Optimization Challenges for Carbon Nanotube Circuits

Aida Todri-Sanial

► **To cite this version:**

Aida Todri-Sanial. Design and Technology-level Optimization Challenges for Carbon Nanotube Circuits. EDA 2020 - International Workshop on Advanced Electronic Design Automation, Jan 2020, Xidian, China. lirmm-02549406

**HAL Id: lirmm-02549406**

**<https://hal-lirmm.ccsd.cnrs.fr/lirmm-02549406>**

Submitted on 21 Apr 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

## Design and Technology-level Optimization Challenges for Carbon Nanotube Circuits

Aida Todri-Sanial  
LIRMM, University of Montpellier, CNRS  
Montpellier, France  
Email: [todri@lirmm.fr](mailto:todri@lirmm.fr)

This talk aims to give an in-depth look into the process, growth, characterization, modeling, and simulation of carbon nanotube as the back-end of line material for both local and global on-chip interconnects. The talk is organized into two parts. The first part provides an in-depth overview of the process and growth of carbon nanotubes and their resistance measurements [1-2, 11-12]. In the second part, the talk is dedicated to investigating carbon nanotubes for digital logic cells such as interconnects for signal, power and ground interconnect material [7-10,18-22]. Due to the low-temperature growth, carbon nanotubes inherit a lot of defects that worsen its electrical resistance and ballistics transport. We investigate the doping of CNTs and show both experimental and simulations results of doped CNTs and their improved resistance [3-6, 13-15, 17]. We compare the performance, power and area metrics of digital logics cells with conventional copper and carbon nanotube interconnects (undoped and doped) to highlight the advantages and limitations of carbon nanotube BEOL interconnects. This talk gives an overview of our group research results achieved in the EU H2020 CONNECT project.

### References:

1. A. Todri-Sanial, J. Dijon and A. Maffucci, "Carbon nanotubes for Interconnects: Process, Design and Applications," book by Springer 2017, ISBN: 978-3-319-29746-0.
2. A. Todri-Sanial, "Exploring Carbon Nanotubes for 3D Power Delivery," book chapter in *Carbon nanotube Interconnect: Process, Design, and Applications*, Edited by A. Todri-Sanial, J. Dijon, and A. Maffucci, Springer 2017, ISBN: 978-3-319-29746-0.
3. J. Liang, R. Chen, R. Ramos, J. Lee, H. Okuno, D. Kalita, V. Georgiev, S. Berrada, T. Sadi, B. Uhlig, K. Lilienthal A. Dhavamani, F. Konemann, B. Gotsmann, G. Goncalves, B. Chen, A. Asenov, J. Dijon, A. Todri-Sanial, "Investigation of Pt-Salt Doped Stand-Alone Multi-Wall Carbon Nanotubes for On-Chip Interconnect Applications," in *IEEE Transactions on Electron Devices*. doi: 10.1109/TED.2019.2901658.
4. R. Chen J. Liang, J. Lee, V. P. Georgiev, R. Ramos, H. Okuno, D. Kalita, Y. Cheng, L. Zhang, R. R. Pandey, S. Amoroso, C. Millar A. Asenov, J. Dijon, A. Todri-Sanial, "Variability Study of MWCNT Local Interconnects Considering Defects and Contact Resistances - Part I: Pristine MWCNT", in *IEEE Transactions on Electron Devices*, 2018, doi: 10.1109/TED.2018.2868421.
5. R. Chen J. Liang, J. Lee, V. P. Georgiev, R. Ramos, H. Okuno, D. Kalita, Y. Cheng, L. Zhang, R. R. Pandey, S. Amoroso, C. Millar A. Asenov, J. Dijon, A. Todri-Sanial, "Variability Study of MWCNT Local Interconnects Considering Defects and Contact Resistances - Part II: Impact of Charge Transfer Doping", in *IEEE Transactions on Electron Devices*, 2018, doi: 10.1109/TED.2018.2868424.
6. J. Lee, S. Berrada, F. Adamu-Lema, H. Carrillo-Nunez, N. Nagy, V. Georgiev, T. Sadi, J. Liang, R. Ramos, D. Kalita, K. Lilienthal, M. Wislicenus, R. Pandey, B. Chen, K. Teo, G.

- Goncalves, H. Okuno, B. Uhlig, A. Todri-Sanial, J. Dijon, A. Asenov, "Understanding Electromigration in Cu-CNT Composite Interconnects: A Multiscale Electro-Thermal Simulation Study," in *IEEE Transactions on Electron Devices*, vol. 65, no. 9, pp. 3884-3892, September 2018, doi: 10.1109/TED.2018.2853550.
7. J. Liang, J. Lee, S. Berrada, V. Georgiev, R. R. Pandey, R. Chen, A. Asenov, A. Todri-Sanial, "Atomistic to Circuit-Level Modeling of Doped SWCNT for On-Chip Interconnects," in *IEEE Transactions on Nanotechnology*, doi: 10.1109/TNANO.2018.2802320.
  8. A. Todri-Sanial, R. Ramos, H. Okuno, J. Dijon, A. Dhavamani, M. Widlicenus, K. Lilienthal, B. Uhlig, T. Sadi, V. Georgiev, A. Asenov, S. Amoroso, A. Pender, A. Brown, C. Millar, F. Motzfeld, B. Gotsmann, J. Liang, G. Goncalves, N. Rupesinghe, K. Teo, "A Survey of Carbon Nanotube Interconnects for Energy Efficient Integrated Circuits," in *IEEE Circuits and Systems Magazine*, vol. 17, no. 2, pp. 47-62, Secondquarter 2017. doi: 10.1109/MCAS.2017.2689538.
  9. A. Magnani, M. de Magistris, A. Todri-Sanial and A. Maffucci, "Electrothermal Analysis of Carbon Nanotubes Power Delivery Networks for Nanoscale Integrated Circuits," in *IEEE Transactions on Nanotechnology*, vol. 15, no. 3, pp. 380-388, May 2016. doi: 10.1109/TNANO.2016.2535390.
  10. J. Liang and A. Todri-Sanial, "Importance of Interconnects: A Technology-System Level Design Perspective", at *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2019, pp. 23.1.1-23.1.4. doi: 10.1109/IEDM19573.2019.8993558.
  11. B. Uhlig, A. Dhavamani, N. Nagy, K. Lilienthal, R. Liske, R. Ramos, J. Dijon, H. Okuno, D. Kalita, J. Lee, V. Georgiev, A. Asenov, S. Amoroso, L. Wang, F. Koenemann, B. Gotsmann, G. Goncalves, B. Chen, J. Liang, R. R. Pandey, R. Chen, A. Todri-Sanial, "Challenges and Progress on Carbon Nanotube Integration for BEOL Interconnects," *IEEE International Interconnect Technology Conference (IITC)*, Santa Clara, CA, USA, 2018, pp. 16-18. doi: 10.1109/IITC.2018.8430411.
  12. B. Uhlig, J. Liang, J. Lee, R. Ramos, A. Dhavamani, N. Nagy, J. Dijon, H. Okuno, D. Kalita, V. Georgiev, A. Asenov, S. Amoroso, L. Wang, C. Millar, F. Koenemann, B. Gotsmann, G. Goncalves, B. Chen, R.R. Pandey, R. Chen, A. Todri-Sanial, "Progress on Carbon Nanotube BEOL Interconnects," *IEEE/ACM Design, Automation and Test in Europe Conference (DATE)*, March 2018.
  13. J. Liang, R. Ramos, J. Dijon, H. Okuno, D. Kalita, D. Renaud, J. Lee, V. P. Georgiev, S. Berrada, T. Sadi, A. Asenov, B. Uhlig, K. Lilienthal, A. Dhavamani, F. Koenemann, B. Gotsmann, G. Goncalves, B. Chen, K. Teo, R. R. Pandey, A. Todri-Sanial, "A Physics-Based Investigation of Pt-Salt Doped Carbon Nanotubes for Local Interconnects," *IEEE International Electron Devices Meeting (IEDM)*, December 2017. doi: 10.1109/IEDM.2017.8268502
  14. J. Liang, J. Lee, S. Berrada, V. Georgiev, A. Asenov, N. Azemard-Crestani, A. Todri-Sanial, "Atomistic to Circuit Level Modeling of Defective Doped SWCNTs with Contacts for On-Chip Interconnect Application," *IEEE Nanotechnology Materials and Devices Conference (NMDC)*, October 2017.
  15. J. Liang, A. Todri-Sanial, "Power and Performance Analysis of Doped SW/DW CNT for On-Chip Interconnect Application", *GRAPHENE 2017 International Conference*.
  16. J. Lee, T. Sadi, J. Liang, V. P. Georgiev, A. Todri-Sanial, and A. Asenov, "A hierarchical model

for CNT and Cu-CNT composite interconnects: from density functional theory to circuit-level simulations," *IEEE International Workshop on Computational Nanotechnology (IWCN)* 2017.

17. J. Lee, S. Berrada, J. Liang, T. Sadi, V. Georgiev, A. Todri-Sanial, D. Kalita, R. Ramos, H. Okuno, J. Dijon, A. Asenov, "The impact of vacancy defects on CNT interconnects: From statistical atomistic study to circuit simulations," *International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Kamakura, 2017, pp. 157-160. doi: 10.23919/SISPAD.2017.8085288.
18. J. Lee, J. Liang, S. M. Amoroso, T. Sadi, L. Wang, P. Asenov, A. Pender, D. Reid, V.P. Georgiev, C. Millar, A. Todri-Sanial, A. Asenov, "Atoms-to-circuits simulation investigation of CNT interconnects for next generation CMOS technology," *International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Kamakura, Japan, 2017, pp. 153-156. doi: 10.23919/SISPAD.2017.8085287.
19. A. Magnani, M. de Magistris, S. Heidari, A. Todri-Sanial and A. Maffucci, "Electrical performance of carbon-based power distribution networks with thermal effects," *IEEE 21st Workshop on Signal and Power Integrity (SPI)*, Baveno, 2017, pp. 1-4. doi: 10.1109/SaPIW.2017.7944044.
20. J. Liang, L. Zhang, N. Azemard-Crestani, P. Nouet and A. Todri-Sanial, "Physical description and analysis of doped carbon nanotube interconnects," *International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Bremen, 2016, pp. 250-255. doi: 10.1109/PATMOS.2016.7833695
21. A. Todri-Sanial, "Investigation of electrical and thermal properties of carbon nanotube interconnects," *International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)*, Bremen, 2016, pp. 25-32. doi: 10.1109/PATMOS.2016.7833421
22. A. Todri-Sanial, A. Magnani, M. de Magistris and A. Maffucci, "Present and future prospects of carbon nanotube interconnects for energy efficient integrated circuits," *International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE)*, Montpellier, 2016, pp. 1-5, doi: 10.1109/EuroSimE.2016.7463379.

**2020 International Workshop on  
Advanced Electronic Design Automation**

January 8-10, 2020

Micro-Nano Electronics Department, Xidian University

Xi'an, China

## 1. Committee

- **General Chair**  
Yuming Zhang (Xidian University)
- **Program Committee Chair**  
Guoyong Huang (SMiT)
- **Local Organizing Committee**  
Kang Li (Xidian University)  
Cong Li (Xidian University)  
Yulu Gao (Xidian University)

## 2. Hosted by:

Xidian University  
Shenzhen State Micro Technology Co., Limited

## 3. Organized by:

**Overseas Expertise Introduction Center for Discipline Innovation of Wide Bandgap Semiconductor and Micro-Nano Electronics, Xidian University**

**Xidian-SMiT EDA Institute**

## 4. Supported by:

**School of Microelectronics, Xidian University**  
**Division of International Cooperation & Exchanges, Xidian University**


**School of Microelectronics, Southern University of Science and Technology**



## 5. Speakers



*Shaojun Wei* is the professor and PhD tutor at Tsinghua University, he is the head of Department of Microelectronics and Nanoelectronics and director of Institute of Microelectronics. He received a master's degree in engineering from the Department of Radio Electronics of Tsinghua University in 1984 and a Ph.D. in applied science from the Microelectronics Laboratory of Mons Institute of Technology in Belgium in 1991. He has won the second prize of National Science and Technology Progress Award; the second prize of National Technology Invention Award; the first prize of Technology Invention Award of the Ministry of Education; the first prize of Electronic Information Science and Technology Award of China Electronics Society. He is committed to the research of VLSI design methodology. The main research areas are: VLSI design methodology research, digital system high-level comprehensive technology research, embedded system design

	<p>technology research and reconfigurable computing chip technology research. He has published more than 200 papers in the above fields, holds dozens of Chinese and American invention patents, published 3 monographs, and participated in the writing of many books. He is a member of the executive committee and TPC of many famous international conferences such as DAC, A-SSCC, HotChips, etc. He has been invited to give special lectures at famous international companies and international conferences.</p>
	<p><i>Vazgen Sh. Melikyan</i> is professor at NPUA since 2001 and Director of Educational Department, Synopsys Armenia CJSC since 2004. He is Academician of Engineering Academy of RA and Corresponding Member of National Academy of Sciences of RA. He is also Honorary Professor of National Research University MIET since 2012 and European University. In 2016 Vazgen Melikyan has been awarded with Gold medal of the Ministry of Education and Science of Armenia for "the greatest contribution to the field of education and science", Gold Medal of Yerevan State University for significant contribution in the field of University Education and Science and the long-term fruitful cooperation with Yerevan State University, Gold Medal of the Russian-Armenian (Slavonic) University for many years of close cooperation, training highly qualified specialists in "Design and Technology of Electronic Means" specialization, Gold Medal of VivaCell-MTS for significant contribution in the field of Education and Science. He is the author of 11 monographs, more than 280 scientific and 135 methodical publications, had more than 150 reports in international conferences. 57 PhD dissertations have been realized and successfully defended under his supervision. His primary research interests include System level design and codesign, IP and platform based design, Electrical, logical and mixed-mode simulation and timing analysis, Power analysis and low power IC design, High speed IC design, Logic synthesis and circuit optimization, Signal integrity and design reliability analysis, Physical design and manufacturability.</p>
	<p><i>Ricardo Reis</i> is a Professor at UFRGS since 1979. He is former member of the Microelectronics Committee of National Council for Scientific and Technological Development (CNPq). Former member of the Computer Science Committee of National Council for Scientific and Technological Development (CNPq), for two terms. He pulished more than 500 hundred papers in journals and conferences proceedings (like IEEE Design &amp; Test, ACM TODAES, IEEE JSSC, ISCAS, SBCCI, PATMOS, VLSI-SoC, DAC, DATE, ICCD, CICC, ASP-DAC, LATW). He recevied many awards including Award as research of the year from the Fapergs, Silver Core award from IFIP, Research level 1A of the CNPq (Brazilian National</p>

	<p>Science Foundation). His primary research interests include Physical Design Automation and Methodologies, CAD tools, Circuits Tolerant to Radiation, VLSI Design Methodologies and Microelectronics Education.</p>
	<p><i>Aida Todri-Sanial</i> received the B.S. degree in electrical engineering from Bradley University, IL in 2001, M.S. degree in electrical engineering from Long Beach State University, CA, in 2003 and a Ph.D. degree in electrical and computer engineering from the University of California Santa Barbara, in 2009. She received her French Habilitation (Habilitation a Diriger des Recherches) from the University of Montpellier in 2015. She obtained a post-graduate certificate in Entrepreneurship Programme for Women in Science, Technology and Engineering from the Judge Business School, University of Cambridge, UK in 2017. Her research interests focus on nanometer-scale issues in high-performance VLSI design with emphasis on power, thermal, signal integrity, and reliability issues as well as on circuits and systems for emerging technologies and nanomaterials. She has co-authored more than 100 publications on VLSI design area and emerging technologies.</p>

	<p><i>Bei Yu</i> is currently an assistant professor in the Department of Computer Science and Engineering at the Chinese University of Hong Kong. He received a bachelor's degree in information and computer science from the University of Electronic Science and Technology of China in 2007 and a master's degree in computer science and technology from Tsinghua University in 2010, and a Ph.D. in electrical and computer engineering from the University of Texas in 2014. He has won the Best Paper Award from Integration, VLSI Journal in 2018, the Best Paper Award from ISPD in 2017, and the Best Paper Award from ICCAD in 2013. His current research interests include machine learning and deep learning and their applications in VLSI computer-aided design (CAD) and computer vision. He is the editor of the IEEE TC-CPS newsletter. He has also co-chaired the TPC of the ACM / IEEE CAD Machine Learning Symposium (MLCAD) 2019, the program committee for DAC, ICCAD, DATE, ASPDAC, ISPD.</p>
	<p><i>Mohamed M. Sabry Aly</i> received the Ph.D. degree in electrical and computer engineering from the École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, in 2013. He was a Post-doctoral Research Fellow with Stanford University, Stanford, CA, USA. He is currently an Assistant Professor with Nanyang Technological University, Singapore. He was a recipient of the Swiss National Science Foundation Early Post-doctoral Mobility Fellowship in 2013. His current research interests include the system-level design and optimization of computing systems enabled by emerging technologies. He was Technical Program committee member for ECRTS 2015, DATE 2015-2020, DAC 2017 and</p>



	<p>Technical Program committee track chair for ISLPED 2019,VLSIDS 2020.</p>
	<p><i>Wenjian Yu</i> is now an associate professor at the school of computer science and technology, Tsinghua University. He received his B.S. and Ph.D. degrees in computer science and technology from Tsinghua University in 1999 and 2003 respectively. He has won the Lin Jiaqiao Applied Mathematics Award in 2001,the Microsoft Fellowship Award in 2002,the Tsinghua Excellent (Doctor) Graduate in 2003,the The 2nd Award of Natural Science Prize, Ministry of Education, China in 2006, the Excellent Young Scholar Award from the National Science Foundation of China in 2014, the Best Paper Award from the Design, Automation and Testing in Europe Conference in 2016. His research mainly focuses on physical modeling and simulation of integrated circuits, and a broad range of numerical algorithms, stochastic algorithms and their parallelization. He has authored/coauthored two books and over 150 papers in refereed journals and conferences.</p>
	<p><i>Guojie Luo</i> is currently a long-term associate professor at Peking University's School of Information Science and Technology, and deputy director of the Energy-Efficient Computing and Application Center. He received a bachelor of science degree from the Department of Computer Science and Technology of Peking University in 2005, and a master and doctorate degree in computer science from the University of California, Los Angeles (UCLA) in 2008 and 2011, respectively. He has won the 2013 ACM/SIGDA Outstanding Doctoral Dissertation Award, the 2016 CCF-Intel Young Scholar Promotion Program Award, and the 2017 ASP-DAC Ten-Year Most Influential Thesis Award. His current research interests include electronic design automation, heterogeneous computing based on FPGAs and new devices, and medical image analysis algorithms. He has been a member of the technical committees of ICCAD 2014-2016, ISPD 2014-2016, ASP-DAC 2013-2015, NanoArch 2013-2014, and a reviewer of magazines such as IEEE TCAD, IEEE TVLSI, ACM TRETs, ACM JETC and so on.</p>
	<p><i>Yibo Lin</i> is an assistant professor in the Department of Computer Science at Peking University. He received the B.S. degree in Microelectronics from Shanghai Jiaotong University in 2013. Previously, he worked as a postdoctoral researcher at the University of Texas at Austin from 2018 to 2019. He received the Ph.D. degree in Electrical and Computer Engineering from the University of Texas at Austin in 2018. His research interests include modeling and optimization of VLSI design automation, deep learning applications, emerging technology in VLSI CAD, hardware acceleration and hardware security. He is a recipient of the Best Paper Awards at DAC 2019, Integration, the VLSI Journal 2018, and SPIE Advanced Lithography Conference 2016. He has published 16 journal articles and 35 conference papers.</p>



*Carolina Metzler* is the Postdoc Fellow at UFRGS(Universidade Federal do Rio Grande do Sul) since 2014 and the Lead Application Engineer at Cadence since 2019. She received the Computer Enginner Degree from PUCRS in 2009 and Ph.D degree in Microelectronic Systems recognized by the PGMicro from UFRGS in 2016. She is the IEEE Circuits and Systems Society member (Rio Grande do Sul Chapter). Her research interests focus on physical design, test and design for test, 3D integration and new technologies.



*Yucheng Wang* is a 20+ year EDA veteran. He is not only the expert in static timing and statistical timing analysis, he also contributed broadly to the various aspects of Aprisa, including power analysis, clock tree synthesis and optimization and data base. Prior joining AtopTech, he was R&D manager with Avant! where he started the Astro project. Before that, he was the technical lead at Integrated Silicon System, he developed RC extraction, which became Star RC after merged with Avant!. He was a cofounder, VP of Timing Trchnology of AtopTech Inc. Dr Wang has 2 US patents related to EDA. He received BS and MS in Electrical Engineering from Fudan University, and PhD. In Electrical and Computer Engineering from Duke University. He is currently the CTO of Shenzhen Giga Design Automation.



*Quan Chen* is currently an assistant professor. He obtained a PhD degree in electrical and electronic engineering from the University of Hong Kong in 2010. He was a postdoctoral fellow at the University of California, San Diego (UCSD) and a research assistant professor at the University of Hong Kong. He joined Southern University of Science and Technology in 2019 as an assistant professor at the Shenzhen-Hong Kong Microelectronics Institute. He was the winner of the Hong Kong Cyberport "Cyberport Incubation Program" and the winner of the University of Hong Kong Innovation and Technology Commission (ITC) "University Technology Entrepreneurship Support Program (TSSSU) in 2019. Dr. Chen's main research areas include ultra-large-scale circuit simulation and multiphysics analysis in the field of electronic design automation (EDA), and first-principles simulation of quantum mechanics of advanced nano-devices and materials, and he has many years of experience in technology transformation and commercialization.



*Hongliang Lv* is the professor in the school of microelectronics at Xidian university, She currently is the IEEE member and the senior member of the Chinese Institute of Electronics. She obtained a PhD in microelectronics and solid electronics in 2001. She has published nearly forty academic papers in well-known domestic and foreign journals and international conferences, including more than twenty papers by the first author, and more than twenty papers retrieved by SCI, EI, and ISTP, especially in IEEE Trans. On Electron Device, Applied Physics A, Diomand and Related Material, Chinese Physics, Journal of Electronics, and Journal of Semiconductors. Her research interesting includes digital-analog hybrid integrated circuit design methodology. wide band gap semiconductor materials and devices, simulation of new VLSI semiconductor devices, ultra-high-speed semiconductor integrated circuits and RF integrated circuit design.



*Jianli Chen* is currently a distinguished professor with the Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University. His research interests include optimization theory and applications, and optimization methods for VLSI physical design automation. In recent three years, Dr. Chen received Best Paper Award from DAC 2017, Best Paper Award Nomination and Best-in-track Paper from ICCAD 2018 and ICCAD 2019. He and his group was the recipient of the First Place Awards at the CAD Contest at ICCAD in 2017, 2018 and 2019, and the EDATHON in 2019, respectively. Dr. Chen also received the CCF Integrated Circuit Early Career Award, and the Distinguished Young Scholars Foundation of FuJian Province in 2018. He has served as TPCs for DAC, ICCAD, ASP-DAC, and so on. Since January 2018, he has served as a Design Automation Technical Committee of IEEE CEDA.



*Yuanqing Cheng* got his Ph.D. degree from Institute of Computing Technology, Chinese Academy of Sciences in 2012. Then, he spent one year at CNRS/LIRMM laboratory, Montpellier, France. At the end of 2013, he joined EE department of Beihang University as an assistant professor. During 2015 – 2016, he went to University of California, Santa Barbara, U.S. as a visiting scholar. His research topic includes low power and reliability design for 3D integrated circuits, low power and reliability design for emerging memory technologies, especially STT-MRAM and carbon nanotube devices. He has co-authored more than 40 peer-reviewed papers. He is a member of IEEE/ACM/IEICE/SIGDA/CEDA, a member of IFIP Working Group 10.5, a senior member of CCF (China Computing Federation), and is the TPC member of IEEE/ACM DATE conference, IEEE/ACM ISQED conference, IEEE PATMOS conference and IEEE ISVLSI conference.

## 6. Agenda

<b>January 8, 2020</b>		
<b>14:00--18:00</b>	<b>Conference Registration</b>	
<b>18:00--20:00</b>	<b>Welcome Dinner</b>	
<b>January 9, 2020</b>		
<b>Venue: Conference Room, 20 / F, Ziction Liberal Hotel</b>		
<b>Time</b>	<b>Content</b>	<b>Speaker</b>
<b>9:00-9:10</b>	<b>Opening speech</b>	<b>Yue Hao Xidan University</b>
<b>9:10-9:30</b>	<b>Appointment and issuance of foreign honorary professors at the 111 base</b>	<b>Yuming Zhang Xidain University</b>
<b>9:30-10:10</b>		<b>Shaojun Wei Tsinghua University</b>
<b>10:10-10:30</b>	<b>Tea break</b>	
<b>10:00-10:40</b>	<b>Gate-Level Simulation with Consideration of Destabilizing Factors</b>	<b>Vazgen Melikyan (NPUA/Synopsis)</b>
<b>10:40-11:20</b>	<b>Optimisation is a Keyword in IoT</b>	<b>Ricardo Reis (UFRGS)</b>
<b>11:20-12:00</b>	<b>Timing closure challenges at advanced process nodes</b>	<b>Yucheng Wang (SMiT)</b>
<b>12:00-14:00</b>	<b>Business lunch and seminar</b>	<b>Dean Yuming Zhang</b>
<b>14:00-14:30</b>	<b>Break</b>	

**January 9, 2020**

**Venue: Room 221, East Building, Xidian University**

<b>14:30-15:00</b>	<b>The co-simulation and co-design methods in heterogeneous integration of III-Vs on Si platforms</b>	<b>Hongliang Lv Xidian University</b>
<b>15:00-15:30</b>	<b>VLSI Mask Optimization: From a Deep Learning Perspective/or Accelerating Deep Convolutional Network Inferences</b>	<b>Yu Bei Hong Kong University</b>
<b>15:30-16:00</b>	<b>Physical Design Automation for Logic Monolithic ICs: Challenges, Opportunities, and Strategies</b>	<b>Carolina Metzler (UFRGS /Cadence)</b>
<b>16:00-16:30</b>	<b>Tea break</b>	
<b>16:30-17:00</b>	<b>Capacitance Extraction and Power Grid Analysis Using Statistical and AI Methods</b>	<b>Wenjian Yu Tsinghua University</b>
<b>17:00-17:30</b>	<b>EDA technology for emerging electronic devices and circuits</b>	<b>Quan Chen Southern University of Science and Technology</b>
<b>17:30-18:00</b>	<b>Analytical Placement Methods for VLSI Circuit Designs</b>	<b>Jianli Chen Fuzhou University</b>
<b>18:00~20:00</b>	<b>Dinner</b>	

**January 10, 2020**

**Venue: Room 221, East Building, Xidian University**

<b>Time</b>	<b>Content</b>	<b>Speaker</b>
<b>9:00-9:30</b>	<b>Towards a cloud-native Infrastructure for Open-Source EDA</b>	<b>Guojie Luo Peking University</b>
<b>9:30-10:00</b>	<b>Machine Learning Based Integrated Circuits Back End Design and Acceleration</b>	<b>Yibo Lin Peking University</b>
<b>10:00-10:30</b>	<b>Tea break</b>	
<b>10:30-11:00</b>	<b>Design and Technology-level Optimization Challenges for Carbon Nanotube Circuits</b>	<b>Aida Todri-Sanial (CNRS)</b>
<b>11:00-11:30</b>	<b>Emerging Computing Systems: from system analysis to fabricated prototypes</b>	<b>Mohamed M. Sabry Aly NTU</b>
<b>11:30-12:00</b>	<b>Reliability and DFT of 3D Integrated Circuits</b>	<b>Yuanqing Cheng Beihang University</b>
<b>12:00-12:10</b>	<b>End of the meeting</b>	<b>Dean Yuming Zhang</b>
<b>12:00-14:30</b>	<b>Lunch break</b>	
<b>14:30-18:00</b>	<b>Visit and exchange</b>	<b>Within Xi'an</b>
<b>18:00-20:00</b>	<b>Dinner</b>	