



**HAL**  
open science

# Méthode Itérative pour l'Amélioration de la Prédiction des Performances des Circuits Intégrés

Gwenael Chaillou, Philippe Maurine, Jean-Marc J.-M. Galliere, Nadine  
Azemard

► **To cite this version:**

Gwenael Chaillou, Philippe Maurine, Jean-Marc J.-M. Galliere, Nadine Azemard. Méthode Itérative pour l'Amélioration de la Prédiction des Performances des Circuits Intégrés. 15e Colloque National du GDR SoC<sup>2</sup>, Jun 2021, Rennes, France. lirmm-03358670

**HAL Id: lirmm-03358670**

**<https://hal-lirmm.ccsd.cnrs.fr/lirmm-03358670v1>**

Submitted on 29 Sep 2021

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.


L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Iterative Method for Performance Prediction Improvement of Integrated Circuits

G. Chaillou<sup>1</sup>, P. Maurine<sup>1</sup>, J-M. Gallière<sup>1</sup>, N. Azemard<sup>1</sup>  
<sup>1</sup>LIRMM, University of Montpellier, CNRS, Montpellier, France

## Context

- Design flow based on the use of **pre-characterized** libraries
- **Operation** of the circuit checked at each stage
- Calculation model more complex with each step
- Use of libraries **do not** consider power supply contexts.



The different stages of the actual design flow

## Problem

**Inaccuracy** in actual design flow  
 ↓  
**Poor estimation** of circuit performances

## Design flow






Diagram of a typical circuit and its power supply grid

## Iterative approach

### a) Initialization


- Circuit designed in the usual way
- Libraries power supply values cover 100 mV of power supply with a step of 2.5mV:  
 $V_{min}, V_{min}+2.5mV, \dots, V_{DD}$



Innovus design of 32bit-multiplier

### b) IR Drop analysis


IR Drop analysis performed as usual  
 ↓  
 $V_i$  calculated for each standard-cell  
 ↓  
 Tcl command file



IR Drop analysis

### c) Change Cell

Tcl command file example:  
`EcoChangeCell -cell NAND2_0.802.5 -inst g1516`  
 New rounded power supply value Instance name  
 For each standard-cell




Supply voltage of the library assigned to each standard cell for first iteration

## The misuse of libraries

- Libraries are made **out of any context**
- **Performance & consumptions** described in libraries can't be reached


Misuse of libraries

Over-estimation of the IR Drop



Impact of the misuse of libraries on IR Drop calculation

## Results




Evolution of  $V_i$  with iteration for one standard-cell in the middle of the circuit

- Only **3 iterations** to stabilize  $V_i$  to the nearest mV
- Final value of  $V_i$  for all standard-cell's libraries
- Allows to perform **IR-aware** timing analysis

## Conclusion & Perspectives

- IR Drop values decreased to 9.3% of  $V_{DD}$ . With actual design flow the operation of the circuit was not guaranteed. With the iterative method, the value of IR Drop is correct.
- IR-aware delays are 12% slower. But the gain in precision could allow to estimate real delay margin and use it to optimize the design.



Final IR-aware delays obtained by iterative method compared to initial delays