



**HAL**  
open science

## **Error-Tolerant Reconfigurable VDD 10T SRAM Architecture for IoT Applications**

Neha Gupta, Ambika Prasad Shah, Sajid Khan, Santosh Kumar  
Vishvakarma, Michael Walth, Patrick Girard

► **To cite this version:**

Neha Gupta, Ambika Prasad Shah, Sajid Khan, Santosh Kumar Vishvakarma, Michael Walth, et al..  
Error-Tolerant Reconfigurable VDD 10T SRAM Architecture for IoT Applications. Electronics, 2021,  
10 (14), pp.1718. 10.3390/electronics10141718 . lirmm-03376967

**HAL Id: lirmm-03376967**

**<https://hal-lirmm.ccsd.cnrs.fr/lirmm-03376967v1>**

Submitted on 13 Oct 2021

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.





L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

## Article

# Error-Tolerant Reconfigurable VDD 10T SRAM Architecture for IoT Applications

Neha Gupta <sup>1</sup>, Ambika Prasad Shah <sup>2,\*</sup> , Sajid Khan <sup>1</sup> , Santosh Kumar Vishvakarma <sup>1</sup>  and Michael Waltl <sup>3</sup> and Patrick Girard <sup>4</sup> 

<sup>1</sup> Nanoscale Devices, VLSI Circuit and System Design Lab., Indian Institute of Technology Indore, Indore 453552, India; nehagupta@iiti.ac.in (N.G.); phd1601102015@iiti.ac.in (S.K.); skvishvakarma@iiti.ac.in (S.K.V.)

<sup>2</sup> IC Reliability and Security Lab., Discipline of Electrical Engineering, Indian Institute of Technology Jammu, Jammu 181221, India

<sup>3</sup> CDL for SDS at the Institute for Microelectronics, TU Wien, 1040 Vienna, Austria; waltl@iue.tuwien.ac.at

<sup>4</sup> Laboratory of Informatics, Robotics and Microelectronics (LIRMM), University of Montpellier/CNRS, 34095 Montpellier, France; girard@lirmm.fr

\* Correspondence: ambika.shah@iitjammu.ac.in

**Abstract:** This paper proposes an error-tolerant reconfigurable VDD (R-VDD) scaled SRAM architecture, which significantly reduces the read and hold power using the supply voltage scaling technique. The data-dependent low-power 10T (D<sup>2</sup>LP10T) SRAM cell is used for the R-VDD scaled architecture with the improved stability and lower power consumption. The R-VDD scaled SRAM architecture is developed to avoid unessential read and hold power using VDD scaling. In this work, the cells are implemented and analyzed considering a technologically relevant 65 nm CMOS node. We analyze the failure probability during read, write, and hold mode, which shows that the proposed D<sup>2</sup>LP10T cell exhibits the lowest failure rate compared to other existing cells. Furthermore, the D<sup>2</sup>LP10T cell design offers 1.66×, 4.0×, and 1.15× higher write, read, and hold stability, respectively, as compared to the 6T cell. Moreover, leakage power, write power-delay-product (PDP), and read PDP has been reduced by 89.96%, 80.52%, and 59.80%, respectively, compared to the 6T SRAM cell at 0.4 V supply voltage. The functional improvement becomes even more apparent when the quality factor (QF) is evaluated, which is 458× higher for the proposed design than the 6T SRAM cell at 0.4 V supply voltage. A significant improvement of power dissipation, i.e., 46.07% and 74.55%, can also be observed for the R-VDD scaled architecture compared to the conventional array for the respective read and hold operation at 0.4 V supply voltage.

**Keywords:** IoT; failure probability; error-tolerant; reconfigurable architecture; supply voltage scaling



check for updates

**Citation:** Gupta, N.; Shah, A.P.; Khan, S.; Vishvakarma, S.K.; Waltl, M.; Girard, P. Error-Tolerant Reconfigurable VDD 10T SRAM Architecture for IoT Applications. *Electronics* **2021**, *10*, 1718. <https://doi.org/10.3390/electronics10141718>

Academic Editor: Adam Glowacz

Received: 3 April 2021

Accepted: 5 June 2021

Published: 17 July 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

There is huge demand for the Internet of Things (IoT) throughout the world. IoT connects a manifold of portable, battery-operated gadgets using a wireless sensor network (WSN). The devices' most crucial requirements are a low total power dissipation and a smaller chip area [1]. In a typical WSN, the devices are connected using a base station with a dedicated server through wireless links. Different sensor nodes communicate with the base station employing wireless transmission protocols such as Wi-Fi [2]. The base station collects data and transmits them to the server using GPRS or satellite connection, as shown in Figure 1a. The architecture of WSN demonstrates the processing of data considering a sensing, computing, and communication unit, as shown in Figure 1b. In an on-chip computing approach, memory covers the major portion in the total chip design in an integrated circuit and system. The most common memory architecture is SRAM cell architecture because of its speed and stability [3]. The leakage power of the overall chip is increased due to the large number of cells in standby mode, whereas the lower

power of the SRAM cell can be achieved using the supply voltage scaling technique [4]. Still, the reduction in supply voltage drastically reduces the stability, which increases the occurrence of errors in read, write, and hold operations [5,6]. Therefore, we need to design a circuit with proper device constraints and aspect ratio to mitigate the failure rate [7].




Figure 1. (a) IoT-based wireless sensor network. (b) Wireless sensor node architecture [2].

A typical 6T SRAM cell is used for the data processing at IoT nodes [8]. The 6T cell has a very compact structure with low area overhead. However, the 6T cell has several unpreventable drawbacks such as read data disturbance, stability reduction at minimum supply voltage, considerable data retention voltage, half-select issue, and conflict of read and write operation [9]. Researchers have demonstrated many cell level or architecture level design approaches to resolve these issues such as read decoupled scheme [10,11], feedback cutting [12], single-ended approach [13,14], write assist technique [15], data-dependent circuits [16,17], and stacking effects [18]. Hence, researchers aim to reduce the write power, read power, and leakage power while enhancing the read stability and write ability and resolving half-select issues [9].

Considering the above-suggested strategies in the literature, the read decoupled 8T SRAM cell [19] is the most popular approach to overcome read data disturbance, as shown in Figure 2a. In this 8T cell, the separate read path is established to improve the read stability and mitigate the read/write conflicts. However, the leakage current increases due to the read decoupled transistors. Therefore, the positive feedback controlled 10T (PFC10T) cell [12] has been proposed to resolve the 8T cell issues, as shown in Figure 2b. The PFC10T cell's stacking combination is used to reduce the leakage power because the transistors' series connection increases the equivalent resistance and reduces the current flowing through the path. The failure probability for the PFC10T cell is still considerably high in the read, write, and hold modes.




Figure 2. SRAM structure: (a) read decoupled 8T [19]; (b) PFC10T [12].

The above-mentioned issues are resolved by a single SRAM cell named as a data-dependent low power 10T SRAM cell [16,17] and is referred to as “D<sup>2</sup>LP10T” cell. Some

performance parameters are evaluated in [16,17] and some additional parameters are analyzed in this work with the reference cells. The D<sup>2</sup>LP10T cell can perform a successful operation even at considerably lower supply voltage ( $V_{DD} = 0.4$  V) and has almost negligible leakage power dissipation. Thus, the D<sup>2</sup>LP10T cell is suitable for low-voltage and energy-efficient system-on-chip (SoC) IoT applications. In this paper, a novel reconfigurable VDD (R-VDD) scaled architecture is also proposed, which is based on the supply voltage scaling technique. Moreover, the following novelties are elaborated in this paper:

- An error-tolerant and energy-efficient D<sup>2</sup>LP10T cell is referred from [16,17] for the IoT applications with improved stability and reduced leakage power consumption.
- A reconfigurable VDD (R-VDD) scaled architecture is proposed considering supply scaling technique, where the read power and hold power are significantly reduced.
- An algorithm for voltage controller and decision circuit has been designed for better representation.
- We analyzed the modeling of failure probability in read, write and hold mode and performed 5000 Monte Carlo (MC) simulations to examine the effect of failure probability.
- The read and hold power consumption is determined for the VDD scaled architecture using the proposed 10T cell and compared with a conventional architecture.

The organization of the paper is as follows: In Section 2, we discuss the key features of the proposed 10T cell design. The reconfigurable VDD (R-VDD) scaled architecture is described in Section 3 and the failure probability mechanism examined in Section 4. The simulation results and discussion are given in Section 5 followed by conclusions in Section 6.

## 2. Proposed D<sup>2</sup>LP10T SRAM Cell Design

The proposed D<sup>2</sup>LP10T cell is designed using ten transistors with data-dependent power supply, as shown in Figure 3, and the control signal table for different operations is shown in Table 1 [16]. The D<sup>2</sup>LP10T cell consists of a power controlling circuit (PCC) in the pull-up network, which is cut off the pull-down network from the bit lines and discharge the storage node rapidly.

The best aspects of the proposed D<sup>2</sup>LP10T cell are as follows:

- The power controlling circuit (PCC) isolates the circuit from the power supply and inherently reduces the write power of the cell.
- The isolated read path is used to separate the read and write operation, which is resolved the read/write trade-off and enhanced the read stability.
- The write stability is enhanced with the support of a pull up inverter pair, and leakage power is reduced due to stacking combination design.
- The half-select issue is resolved by enabling the bit-line select signal, which is powered by the power controlling circuit.




Figure 3. Circuit structure of proposed D<sup>2</sup>LP10T SRAM cell.

**Table 1.** Proposed D<sup>2</sup>LP10T cell control signals.

Control Signals	Operation			
	Write 0	Write 1	Read	Hold
WLA	1	0	0	0
WLB	0	1	0	0
RWL	1	1	1	0
BL	0	1	1 (floating)	1 (floating)
BLB	1	0	1 (floating)	1 (floating)

The detailed operation of the proposed D<sup>2</sup>LP10T cell is given in [16,17]. In the literature, various techniques are suggested to reduce leakage power, where supply voltage scaling is the preferable technique [17]. However, in every technique that exhibits its own drawbacks, VDD scaling also reduces the stability and increases the failure probability of the cell. Hence, VDD scaling is not that much easier to handle when we considered all the above parameters simultaneously.

### 3. Proposed Reconfigurable VDD (R-VDD) Scaled Memory Architecture

In the conventional memory architecture design, full supply voltage is used in the write, read, and hold operations [16], where the leakage power of the overall chip is increased due to full supply voltage [20]. Thus, an on-chip adaptive VDD scaled architecture is proposed in [17], which reduces the leakage power of the entire unselected rows using the supply selection circuit. Meanwhile, we can scale more supply voltage ( $VDD_S$ ) during the hold and read mode without any data failure.

#### 3.1. R-VDD Scaled Circuit (Voltage Controller and Decision Circuit)

Figure 4 shows the complete structure of the R-VDD scaled circuit for the SRAM cell, including a voltage controller (VC), decision circuit (DC), and memory controller block. The voltage controller (VC) block is used to control the supply voltage (VDD) and divide this voltage into three sub-parts, which selects the voltage according to the need of the SRAM cell architecture. The variation in the supply voltage (VDD) proportionally affects the power dissipation, and when we scale the supply voltage, the effects are directly reflected in the power. In the electrical voltage divider circuit, resistances are connected in series to generate different voltage levels. However, the resistances have a large size, and it is difficult to connect in the integrated chip, whereas MOS devices are serially arranged in a diode-connected manner to generate different voltages and provide an alternative to the resistance [21]. The sizing of transistors is adjusted in such a way that the output gives an equal voltage drop across each MOS as shown in Figure 4 (voltage controller part).

The decision circuit (DC) consists of MUXs and logic gates with the controlling of RD and WR signals as shown in Figure 4 (decision circuit part). When we write or read data from the memory architecture, WR or RD signal is enabled, respectively. The MUX selects the write, read, and hold mode using  $EN_1$  and  $EN_2$  select signals with the scaled supply and transmit them to the memory controller block as a  $VDD_S$ . The transient response of the circuit for all the conditions is shown in Figure 5, which gives information about the selection of read, write, and hold conditions according to WR and RD signals.




Figure 4. Reconfigurable VDD (R-VDD) scaled block diagram for supply voltage optimization of SRAM cell for various modes of operations.




Figure 5. Transient response of decision circuit at different conditions.

The algorithm shows the complete flow of the voltage controller (VC) and the decision circuit (DC). In the given Algorithm 1, the full VDD supply voltage is applied during the write operation for successful write data into the cell. During read mode, full supply is not needed, and it is significant to use scale VDD to reduce the considerable amount of read dynamic power. Further, in hold condition, a much smaller proportion of supply is required to hold the stored data. This indicates that the supply scaling significantly reduced the power consumption. Therefore, the supply voltage is divided by 2 and 3 in read and hold operations, respectively.

**Algorithm 1** Voltage controller (VC) and decision circuit (DC) operation in SRAM cells


```

if Operation = Write then
  WR ← 1 // Activate write signal
  RD ← 0 // Deactivate read signal
  EN1 ← 1 and EN2 ← 1 // Select MUX1 and MUX2
  VDDS ← VDD
else
  if Operation = Read then
    WR ← 0 // Disable write signal
    RD ← 1 // Enable read signal
    EN1 ← 0 and EN2 ← 1 // Select MUX1 and MUX2
    VDDS ←  $\frac{VDD}{2}$ 
  else
    if Operation = Hold then
      WR ← 0 or 1 // Disable or enable write signal
      RD ← 0 or 1 // Enable or disable read signal
      EN1 ← 0 and EN2 ← 0 // Select MUX1 and MUX2
      VDDS ←  $\frac{VDD}{3}$ 
    end if
  end if
end if

```

## 3.2. Controller Block

Figure 6 shows the controller block for generation of WLA and WLB control signals. These signals are generated by using memory array control signals such as write enable (WR), read enable (RD), and data input (Din) signals. The WR, RD, and Din signals are used to write, read, and for data input selection in memory architecture designing.



**Figure 6.** Word line control circuit for various modes of operation.

## 3.3. R-VDD Scaled Architecture

Figure 7 shows the complete memory architecture using the proposed D<sup>2</sup>LP10T cell. The proposed architecture is the same as the conventional array except for the R-VDD scaled circuit and controller block. The R-VDD scaled circuit generates VDD<sub>S</sub> scaled supply, which is given to all the connected D<sup>2</sup>LP10T cells. Therefore, the purpose of this scaled supply (VDD<sub>S</sub>) is to reduce the power consumption of the proposed array during read and hold operations.






Figure 7. Proposed reconfigurable VDD (R-VDD) scaled memory architecture for the proposed D<sup>2</sup>LP10T SRAM cell.

#### 4. Mechanism of Failure in SRAM Cell

On-die process parameter variations such as threshold voltage, channel length, and channel width of the transistors result in a mismatch in different SRAM cell transistors’ device strength. Hence, the device mismatch affects different failure conditions [22–24], which is noted below:

- **Read Failure**—Due to the cause of random fluctuations in the threshold voltage ( $V_t$ ); if the strength of access transistor increases (reduction in  $V_t$ ) and the strength of pull-down NMOS transistor is reduced (increase in  $V_t$ ), the circuit leads to read failure. Conversely, when reducing the strength of pull-up PMOS transistors, the chance to flip the cell content increases, which causes read failure.
- **Write Failure**—When a pull-up PMOS transistor is stronger and the access transistor is weaker, it can significantly degrade the discharging process and thereby cause a write failure. However, the write time of the cell is increased due to random variations in the device strength, leading to the inability to write data into the memory.
- **Hold Failure**—In standby mode, the supply voltage reduction causes the chance to disturb the stored data. Then it can be said that the cell has failed in hold mode. Either the  $V_t$  of M1 reduces when M3 increases or  $V_t$  of M2 increases when M4 reduces, so that the possibility of data flipping in the hold mode increases as shown in Figure 2.

The failure probability of an SRAM cell is defined by integrating the normalized Gaussian function, also known as the error function of bit cell [25,26].

$$F(x) = \frac{1}{\sqrt{2\pi}\sigma} e^{-\frac{(x-\mu)^2}{2\sigma^2}} \tag{1}$$

where  $\mu$  and  $\sigma$  are the mean and standard deviation of a random Gaussian variable. We define another function  $Q(X)$  given by:

$$Q(x) = \int_x^\infty \frac{1}{\sqrt{2\pi}} e^{-\frac{t^2}{2}} dt \tag{2}$$



The probability  $P(X > x)$  is also defined in terms of mean and standard deviation of Q-function for further simplification and calculating the error function.

$$P(X > x) = Q\left(\frac{x - \mu}{\sigma}\right) \quad (3)$$

The value of the Q-function is related to the error function, which is also called failure probability. It is defined in a simplified way for a higher value of  $x$  and is given below:

$$P_{failure} = erfc(x) = \frac{1}{x\sqrt{\pi}} e^{-x^2} \sum_{n=0}^{\infty} (-1)^n \frac{(2n-1)!!}{(2x^2)^n} \quad (4)$$

where  $erfc(x)$  is the compliment error function and  $P_{failure}$  is the failure probability of value  $x$ . The symbol  $!!$  used in the above Equation (6) is called double factorial, and is defined below:

$$n!! = \prod_{k=0}^{\left[\frac{n}{2}-1\right]} (n-2k) \quad (5)$$

The overall failure probability ( $P_F$ ) in any memory architecture can also be defined by the union of individual parametric failures [27] and is given by:

$$P_F = P[Fail] \quad (6)$$

$$P_F = P[W_F + R_F + H_F] \quad (7)$$

where  $W_R$ ,  $R_F$ , and  $H_F$  are the write, read, and hold failure probability, respectively.

## 5. Simulation Results and Discussion

The proposed D<sup>2</sup>LP10T cell is designed using industry-standard 65 nm CMOS technology, and reference circuits are also redesigned and simulated using the same technology with the given transistors sizing. The performance parameters of the D<sup>2</sup>LP10T cell are compared with conventional 6T, read decoupled 8T [19], and PFC10T [12] cells, as shown in Figure 2. The impact of process variation is significant in the lower technology node [28]; Therefore, we analyzed Monte Carlo (MC) simulations with 5000 samples and verify the impact of process variations. Further, various parameters are also examined and compared with all considered cells and started with the stability analysis as discussed below:

### 5.1. Stability Analysis

Stability is defined as the largest square's side length, which is the most appropriate in the smaller lobe of the butterfly curve [29]. This square side length is called stability or static noise margin (SNM).

Figure 8 shows the read static noise margin (RSNM), hold static noise margin (HSNM), and write static noise margin (WSNM) of different SRAM cells at 0.4 V supply voltage. The results demonstrate that the read, write, and hold stability of the D<sup>2</sup>LP10T cell is enhanced by 4.0×, 1.66×, and 1.15× with respect to the conventional 6T cell, respectively. The read, write, and hold stability of the proposed D<sup>2</sup>LP10T cell is enhanced due to the read decoupling approach, power controlling circuit (PCC), and robust strength of the pull-up PMOS transistors, respectively [17]. Hence, the noise margin of the D<sup>2</sup>LP10T cell shows the quality of robustness and is most suitable for IoT-based applications.




Figure 8. Stability analysis of different SRAM cells at VDD of 0.4 V.

### 5.2. Dynamic Read Noise Margin

The dynamic read noise margin (DRNM) of the SRAM cell is defined as a minimum difference between the storage nodes (Q and QB) to be measured during the transient response of the read operation condition [30]. Figure 9a shows the transient response of the DRNM for the conventional 6T and proposed D<sup>2</sup>LP10T cells with a value of 381 and 396 mV, respectively. Figure 9b shows the value of DRNM at different supply voltages for different SRAM cells and demonstrates that the DRNM of the proposed D<sup>2</sup>LP10T cell is 1.04 $\times$ , 0.99 $\times$ , and 1.01 $\times$  higher as compared to the 6T, 8T, and PFC10T cells, respectively, at 0.4 V supply voltage. Further, the DRNM distribution curve is examined using 5000 Monte Carlo simulations by varying both process and mismatch data with  $6\sigma$  deviations as illustrated in Figure 9c at 0.4 V supply voltage for 6T and the proposed D<sup>2</sup>LP10T cells. The result shows that the proposed cell has the highest DRNM value and lowest variability compared with the 6T cell. The higher value of the DRNM directly indicates the higher stability of the proposed cell.




Figure 9. (a) Transient response of DRNM for 6T and D<sup>2</sup>LP10T cells at 0.4 V supply voltage. (b) DRNM calculation at different supply voltages for considered cells. (c) Statistical distribution of 5000 MC simulations for 6T and D<sup>2</sup>LP10T cells at 0.4 V supply voltage.

### 5.3. Write Trip Point

Researchers have suggested write trip point (WTP) as another important parameter to evaluate the write ability of the SRAM cell. The WTP is defined as the voltage difference between supply voltage and word line value at which the stored data of the cell flip during write operation [4]. The WTP is presented in Figure 10 at different supply voltages. The result shows that the write trip point of the proposed cell is increased by 1.53 $\times$ , 1.5 $\times$ , and 2.5 $\times$  as compared to 6T, 8T and PFC10T cells, respectively, at 0.4 V supply voltage. The WTP is higher in the proposed circuit because the PCC is powered by the bit lines and connected with the power controlling signals, which shows the robustness behavior of the proposed D<sup>2</sup>LP10T cell.




Figure 10. Write trip point of different SRAM cells at different supply voltages.

### 5.4. Failure Probability

#### 5.4.1. Read Failure Probability

RSNM is used to quantify the read stability of the SRAM cells. A read failure condition mainly occurred due to the cause of improper transistor sizing of the SRAM cell, as discussed in Section 4. However, the read failure probability ( $P_{RF}$ ) is estimated as

$$P_{RF} = Prob.(RSNM < kT) \tag{8}$$

The stored data of the cell are flipped when the value of RSNM is less than the thermal noise ( $kT = 26$  mV at 300 K), and the content can be flipped due to thermal noise. The suitable threshold voltage criteria is determined at  $6\sigma$  read failure probability (i.e.,  $P_{RF} = 1e^{-09}$ ) with 5000MC simulations. As shown in Figure 11a, the proposed D²LP10T cell has a lower read failure probability than other existing cells. Therefore, the  $P_{RF}$  would translate into a lower read VDD in 6T/8T bit cells compared with the proposed D²LP10T cell.




Figure 11. Failure probability with 5000 sample MC simulations: (a) read failure, (b) hold failure, and (c) Write failure.

#### 5.4.2. Hold Failure Probability

Similarly to read failure, hold failure probability ( $P_{HF}$ ) is defined by hold SNM. The hold failure condition mainly depends on the threshold voltage of the pull-up and pull-down transistors, where the equation of hold failure probability ( $P_{HF}$ ) is given below:

$$P_{HF} = Prob.(HSNM < kT) \tag{9}$$

If HSNM is lower than the thermal voltage ( $kT = 26$  mV at 300 K), then the cell stored data can be violated due to thermal noise. As the size of the cross-coupled inverter pair

is similar in the 6T, 8T, and proposed D<sup>2</sup>LP10T cells, the results are therefore similar for the case of  $P_{HF}$  as shown in Figure 11b. It is also observed that the proposed D<sup>2</sup>LP10T cell has lower  $P_{HF}$  compared to other considered SRAM cells in this work. The above discussion indicates that the proposed D<sup>2</sup>LP10T cell would yield lower VDD than the 6T/8T/PFC10T cells.

#### 5.4.3. Write Failure Probability

During the write operation, the main attention is to write data successfully without any chance of failure or distortion. The write trip point (WTP) is a useful parameter which indicates the ability to write data into the cell. Therefore, the write failure probability ( $P_{WF}$ ) is defined as:

$$P_{WF} = Prob.(WTP < 0 \text{ mV}) \quad (10)$$

Figure 11c shows that the proposed D<sup>2</sup>LP10T cell gives the lowest write failure probability ( $P_{WF}$ ) among all considered SRAM cells. The reason is feedback approach and series connection that gives a higher value of WTP than other considered cells, as shown in Figure 10. Hence, the feedback mechanism in the pull-up network definitely improves the write ability and reduces the  $P_{WF}$  of the SRAM cell.

#### 5.5. Leakage Power

The leakage power is a major issue, and strategies are required to control the leakage power. Most of the time, we observed the cache memory is in idle mode. However, we can minimize leakage power by using VDD scaling. Figure 12 shows leakage power with the variation of the temperature and supply voltage of different SRAM cells. The result shows that the leakage power of the proposed D<sup>2</sup>LP10T cell is reduced by 89.96%, 90.27%, and 68.30% at 0.4 V supply and 25 °C temperature. In contrast, it is reduced by 99.42%, 99.42%, and 77.16% at 1.2 V supply and 125 °C temperature compared to 6T, 8T, and PFC10T SRAM cells, respectively. This is because the proposed D<sup>2</sup>LP10T cell involves a stacking combination between the bit line and ground line, which enhances the equivalent resistance and consequently reduces the leakage current flowing through it. Hence the excessive amount of the leakage power reduction indicates that the D<sup>2</sup>LP10T cell holds data very efficiently in embedded memories.




Figure 12. 3D plot of leakage power with supply and temperature variations.

### 5.6. Write and Read PDP

The PDP (energy) is defined as power and delay product, where less delay and power indicate less energy consumption. Therefore, PDP is directly described instead of the separate delay and power explanation. In Figure 13a, the write 0 PDP of the proposed D<sup>2</sup>LP10T cell is shown, which is reduced by 80.52%, 83.94%, and 65.37% as compared to 6T, 8T, and PFC10T cells, respectively at 0.4 V supply voltage. The write PDP is excessively reduced because the PCC is directly controlled by the bit lines rather than the power supply. Figure 13b shows the read PDP of different bitcell designs and recognized that the proposed D<sup>2</sup>LP10T cell is reduced by 0.4×, 1.54×, and 0.69× as compared to 6T, 8T, and PFC10T cells, respectively, at 0.4 V supply voltage. The reduction in the read PDP depends on the isolated read decoupled path present in the cell. However, the read energy of the proposed cell is higher than the 8T cell because the isolated read path is established as well as that a lower number of transistors is present. Hence, we concluded that the proposed D<sup>2</sup>LP10T cell is efficient from the energy consumption perspective.




Figure 13. Effect of supply voltage variations on (a) write PDP and (b) read PDP.

### 5.7. Cell Area Comparison

For the SRAM cell design, the cell area is a major examined parameter to achieve better performance [16]. Figure 14 shows the layout view of the conventional 6T cell and the proposed D<sup>2</sup>LP10T cell in 65 nm standard CMOS technology. The detailed description about the aspect ratio is given in [17]. The cell area overhead of the 6T and D<sup>2</sup>LP10T cells are 2.48 and 3.41 μm<sup>2</sup>, respectively.




Figure 14. Layout of (a) 6T SRAM cell and (b) the proposed D<sup>2</sup>LP10T SRAM cell.

### 5.8. Quality Factor (QF)

Quality factor (QF) is considered to show the utility and performance of the circuit. The quality factor of the cell is defined by performance parameters such as the stability, leakage power, PDP, failure probability, and estimated area [16]. From the above performance parameters, stability should be considered as the nominator. Other parameters should be considered as the denominator in the QF formula to achieve better performance of the SRAM cells. Further, failure probability and stability are the preferable conditions for energy-efficient and error-tolerant circuit design. Here, the novel quality factor (QF) is given as:

$$QF = \frac{RSNM_n \times HSNM_n \times WSNM_n}{LP_n \times PDP_n \times FP_n \times A_n} \quad (11)$$

where,  $RSNM_n$ ,  $HSNM_n$ ,  $WSNM_n$ ,  $LP_n$ ,  $PDP_n$ ,  $FP_n$ , and  $A_n$  are the normalized values of read stability, hold stability, write stability, leakage power, power delay product (product of read and write PDP), failure probability (product of read and hold failure probability), and estimated area, respectively. All the values are normalized with the conventional 6T cell to determine the QF. Figure 15 shows the quality factor of all the considered cells at 0.4 V supply voltage and it is observed that the D<sup>2</sup>LP10T cell is 458×, 31.05×, and 9.05× higher as compared to the 6T, 8T, and PFC10T cells, respectively. The QF includes 0.4 V supply voltage for the calculation of the above parameters except for failure probability. The read and hold failure probability are considered at a 0.25 V supply voltage for fair comparison because the failure probability values are too minimal at 0.4 V and created unjustified results. The result shows that the D<sup>2</sup>LP10T cell is best suited for high performance, low power circuits with an area penalty.




Figure 15. Normalized value of quality factor for different SRAM cells.

### 5.9. Power Consumption in Memory Architecture

The read and hold power is calculated in the conventional architecture and the proposed R-VDD architecture using the proposed D<sup>2</sup>LP10T cell. For the R-VDD architecture, the scaled supply ( $VDD_S$ ) is considered to reduce the read and hold power in read and hold operation. The simulation is performed using  $4 \times 4$  array size and power reduction (in %) is shown in Tables 2 and 3 with different supply voltages. The read and hold power are decreased by 46.07% and 74.55%, respectively, compared to the conventional memory array at 0.4 V supply voltage. In that manner, the energy will also be reduced, which is suitable for IoT applications.



**Table 2.** Read power (nW) of memory architecture with various supply voltages.

Supply Voltage (V)	Conventional Architecture	R-VDD Scaled Architecture	Reduction (in %)
0.4	1.183	0.638	46.07
0.6	40.14	22.87	43.02
0.8	279	164	41.22
1.0	936.4	559	40.3
1.2	2343	1410	39.82

**Table 3.** Hold power (nW) of memory architecture with various supply voltages.

Supply Voltage (V)	Conventional Architecture	R-VDD Scaled Architecture	Reduction (in %)
0.4	0.275	0.071	74.55
0.6	1.917	0.521	72.82
0.8	12.24	3.47	71.65
1.0	48.74	15.57	68.05
1.2	147.84	54.51	63.13

## 6. Conclusions

Supply voltage scaling is an effective way to achieve ultra-low-power operation. For that purpose, an error-tolerant energy-efficient data-dependent 10T SRAM cell is used with improved read, write, and hold stability even at lower supply voltage. The reconfigurable VDD (R-VDD) scaled architecture significantly reduces the hold and read power at the lower supply voltage, but scaled VDD may affect the other parameters such as failure probability and stability. The proposed cell is designed through the data-dependent technique using a power controlling circuit rather than a direct power supply, which reduces the total power consumption and mitigates the failure rate. The series-connected transistors are responsible for the leakage power reduction, and for the proposed cell is reduced by 89.96% as compared to the conventional 6T cell at 0.4 V supply voltage. Further, we have examined the write and read PDP, which is reduced by 80.52% and 59.79%, respectively, as compared to the 6T cell at 0.4 V supply voltage. We have also analyzed an analytical model of failure mechanisms for different SRAM cells, such as read, write, and hold failures. The failure probability has found less impact on the proposed cell among all other cells. Consequently, the quality factor was also examined for the proposed D<sup>2</sup>LP10T cell and 458× higher than 6T cells. Further, the R-VDD scaled architecture has also been simulated using D<sup>2</sup>LP10T cell, and it consumes 46.07% and 74.55% less power than conventional array during read and hold operation, respectively for 0.4 V supply voltage. Hence, we conclude that the overall system performance is improved and the proposed R-VDD architecture is best suited for an IoT applications. Moreover, the chip layout and tape-out of the proposed R-VDD architecture using the proposed D<sup>2</sup>LP10T cell will be designed in the future work. In that case, array area overhead and chip measurement results will be included in future publications.

**Author Contributions:** Conceptualization, N.G.; methodology, N.G.; software, S.K.; validation, N.G., A.P.S. and M.W.; formal analysis, P.G.; investigation, N.G.; resources, S.K.V.; writing—original draft preparation, N.G.; writing—review and editing, A.P.S., S.K. and M.W.; visualization, P.G.; supervision, S.K.V.; project administration, S.K.V.; funding acquisition, S.K.V. All authors have read and agreed to the published version of the manuscript.



**Funding:** This research was funded by Ministry of Electronics and Information Technology (MeitY), Government of India with grant number grant number 9(1)/2014-MDD." and "The APC was funded by LIRMM, University of Montpellier, France."

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** This work do not report any data.

**Acknowledgments:** The authors would like to thank Special Manpower Development Program for Chips to System Design (SMDP-C2SD) research project of Department of Electronics and Information technology (DeitY) under Ministry of Electronics and Information Technology (MeitY), Government of India for providing the financial support and research facilities.

**Conflicts of Interest:** The authors declare no conflicts of interest.

## References

1. Patrick, G.; Gattani, A. *Memory Plays a Vital Role in Building the Connected World*; Electronic Design: Hong Kong, China, 2015.
2. Hodge, V.J.; O'Keefe, S.; Weeks, M.; Moulds, A. Wireless sensor networks for condition monitoring in the railway industry: A survey. *IEEE Trans. Intell. Transp. Syst.* **2014**, *16*, 1088–1106. [[CrossRef](#)]
3. Leblebici, Y. *CMOS Digital Integrated Circuits: Analysis and Design*; McGraw-Hill College: New York, NY, USA, 1996.
4. Sharma, V.; Bisht, P.; Dalal, A.; Gopal, M.; Vishvakarma, S.K.; Chouhan, S.S. Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications. *AEU-Int. J. Electron. Commun.* **2019**, *104*, 10–22. [[CrossRef](#)]
5. Kim, T.H.; Jeong, H.; Park, J.; Kim, H.; Song, T.; Jung, S.O. An Embedded Level-Shifting Dual-Rail SRAM for High-Speed and Low-Power Cache. *IEEE Access* **2020**, *8*, 187126–187139. [[CrossRef](#)]
6. Ling, M.; Shang, X.; Shen, S.; Shao, T.; Yang, J. Lowering the hit latencies of low voltage caches based on the cross-sensing timing speculation SRAM. *IEEE Access* **2019**, *7*, 111649–111661. [[CrossRef](#)]
7. Ahmad, S.; Alam, N.; Hasan, M. Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications. *AEU-Int. J. Electron. Commun.* **2018**, *83*, 366–375. [[CrossRef](#)]
8. Kang, S.M.; Leblebici, Y. *CMOS Digital Integrated Circuits*; Tata McGraw-Hill Education: New Delhi, India, 2003.
9. Pal, S.; Bose, S.; Ki, W.H.; Islam, A. Characterization of half-select free write assist 9T SRAM cell. *IEEE Trans. Electron Devices* **2019**, *66*, 4745–4752. [[CrossRef](#)]
10. Chang, I.J.; Kim, J.J.; Park, S.P.; Roy, K. A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. *IEEE J. Solid-State Circuits* **2008**, *44*, 388–622.
11. Bharti, P.K.; Surana, N.; Mekie, J. Hetro8T: Power and area efficient approximate heterogeneous 8T SRAM for H. 264 video decoder. *IET Comput. Digit. Tech.* **2019**, *13*, 505–513. [[CrossRef](#)]
12. Singh, P.; Reniwal, B.S.; Vijayvargiya, V.; Sharma, V.; Vishvakarma, S.K. Ultra low power-high stability, positive feedback controlled (PFC) 10T SRAM cell for look up table (LUT) design. *Integration* **2018**, *62*, 1–13. [[CrossRef](#)]
13. Ahmad, S.; Gupta, M.K.; Alam, N.; Hasan, M. Single-ended Schmitt-trigger-based robust low-power SRAM cell. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **2016**, *24*, 2634–2642. [[CrossRef](#)]
14. Lorenzo, R.; Pailly, R. Single bit-line 11T SRAM cell for low power and improved stability. *IET Comput. Digit. Tech.* **2020**, *14*, 114–121. [[CrossRef](#)]
15. Chiu, Y.W.; Hu, Y.H.; Tu, M.H.; Zhao, J.K.; Chu, Y.H.; Jou, S.J.; Chuang, C.T. 40 nm bit-interleaving 12T subthreshold SRAM with data-aware write-assist. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2014**, *61*, 2578–2585. [[CrossRef](#)]
16. Gupta, N.; Sharma, V.; Shah, A.P.; Khan, S.; Huebner, M.; Vishvakarma, S.K. An Energy Efficient Data-Dependent Low-Power 10T SRAM Cell Design for LiFi Enabled Smart Street Lighting System Application. *Int. J. Numer. Model. Electron. Netw. Devices Fields* **2020**, *33*, e2766. [[CrossRef](#)]
17. Gupta, N.; Shah, A.P.; Kumar, R.S.; Gupta, T.; Khan, S.; Vishvakarma, S.K. On-Chip Adaptive VDD Scaled Architecture of Reliable SRAM Cell with Improved Soft Error Tolerance. *IEEE Trans. Device Mater. Reliab.* **2020**, *20*, 694–705. [[CrossRef](#)]
18. Kim, J.; Mazumder, P. A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS. *Integr. VLSI J.* **2017**, *57*, 1–10. [[CrossRef](#)]
19. Chang, L.; Fried, D.M.; Hergenrother, J.; Sleight, J.W.; Dennard, R.H.; Montoye, R.K.; Sekaric, L.; McNab, S.J.; Topol, A.W.; Adams, C.D.; et al. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Digest of Technical Papers. 2005 Symposium on VLSI Technology, Kyoto, Japan, 14–16 June 2005; pp. 128–129.
20. Bozzoli, L.; Sterpone, L. An Optimized Frame-Driven Routing Algorithm for Reconfigurable SRAM-Based FPGAs. *IEEE Access* **2020**, *8*, 116226–116238. [[CrossRef](#)]
21. Shah, A.P.; Yadav, N.; Beohar, A.; Vishvakarma, S.K. On-chip adaptive body bias for reducing the impact of NBTI on 6T SRAM cells. *IEEE Trans. Semicond. Manuf.* **2018**, *31*, 242–249. [[CrossRef](#)]
22. Kulkarni, J.P.; Roy, K. Ultralow-voltage process-variation-tolerant schmitt-trigger-based SRAM design. *IEEE Trans. VLSI Syst.* **2012**, *20*, 319–332. [[CrossRef](#)]

23. Chang, M.H.; Chiu, Y.T.; Hwang, W. Design and Iso-Area V<sub>min</sub> Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS. *IEEE Trans. Circuits Syst. II Express Briefs* **2012**, *59*, 429–433. [[CrossRef](#)]
24. Mukhopadhyay, S.; Mahmoodi, H.; Roy, K. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **2005**, *24*, 1859–1880. [[CrossRef](#)]
25. Taub, H.; Schilling, D.L. *Principles of Communication Systems*; McGraw-Hill Higher Education: New Delhi, India, 1986.
26. Proakis, J.G.; Salehi, M. *Fundamentals of Communication Systems*; Pearson Education India: Delhi, India, 2007.
27. Ghosh, S.; Roy, K. Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era. *Proc. IEEE* **2010**, *98*, 1718–1751. [[CrossRef](#)]
28. Ahmad, S.; Gupta, M.K.; Alam, N.; Hasan, M. Low leakage single bitline 9T (SB9T) static random access memory. *Microelectron. J.* **2017**, *62*, 1–11. [[CrossRef](#)]
29. Seevinck, E.; List, F.J.; Lohstroh, J. Static-noise margin analysis of MOS SRAM cells. *IEEE J. Solid-State Circuits* **1987**, *22*, 748–754. [[CrossRef](#)]
30. Sharma, V.; Gopal, M.; Singh, P.; Vishvakarma, S.K. A 220 mV robust read-decoupled partial feedback cutting based low-leakage 9T SRAM for Internet of Things (IoT) applications. *AEU-Int. J. Electron. Commun.* **2018**, *87*, 144–157. [[CrossRef](#)]