Self-Test Libraries Analysis for Pipelined Processors
Transition Fault Coverage Improvement
Riccardo Cantoro, Patrick Girard, Riccardo Masante, Sandro Sartoni, Matteo Sonza Reorda, Arnaud Virazel

To cite this version:

HAL Id: lirmm-03380201
https://hal-lirmm.ccsd.cnrs.fr/lirmm-03380201
Submitted on 15 Oct 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Self-Test Libraries Analysis for Pipelined Processors Transition Fault Coverage Improvement

Riccardo Cantoro∗, Patrick Girard†, Riccardo Masante,* Sandro Sartoni∗, Matteo Sonza Reorda∗, Arnaud Virazel†

∗Politecnico di Torino
Turin, Italy
†LIRMM
University of Montpellier / CNRS
Montpellier, France

Abstract—Testing digital integrated circuits is generally done using Design-for-Testability (DfT) solutions. Such solutions, however, introduce non-negligible area and timing overheads that can be overcome by adopting functional solutions. In particular, functional test of integrated circuits plays a key role when guaranteeing the device’s safety is required during the operative lifetime (in-field test), as required by standards like ISO26262. This can be achieved via the execution of a Self-Test Library (STL) by the device under test (DUT). Nevertheless, developing such test programs requires a significant manual effort, and can be non-trivial when dealing with complex modules. This paper moves the first step in defining a generic and systematic methodology to improve transition delay faults’ observability of existing STLs. To do so, we analyze previously devised STLs in order to highlight specific points within test programs to be improved, leading to an increase in the final fault coverage.

Index Terms—software-based self-test, software test libraries, on-line test, transition delay test, safety, functional test

I. INTRODUCTION

New advanced semiconductor technologies are increasingly adopted in emerging applications. Such technologies, however, are extremely complex and sophisticated, leading to more frequent physical defects and a reduced operative lifetime. Testing integrated circuits (ICs), hence, is of paramount importance. Some of these defects are tested by targeting delay faults, i.e., faults that affect the timing behavior of the device under test (DUT), such as transition delay faults (TDFs) or path delay faults (PDFs).

Testing integrated circuits is usually done through Design-for-Testability (DfT) solutions, which require the addition of hardware modules, such as Logic BIST or scan chains. Although based on mature technology and supported by most EDA tools, DfT imposes non-negligible timing and area overheads that could degrade performances. Moreover, functionally untestable faults [1] (FUFs), i.e., faults whose effects are not observed within functional scenarios, will possibly be detected, lowering the yield. These issues can be overcome by adopting functional testing. In the form of Software-Based Self-Test (SBST), functional testing [2], [3] is based on the execution of Self-Test Libraries (STLs) by the DUT. This approach has been proved effective both when processor cores [4]–[11] or peripherals [12]–[15] are tested, and several companies provide STLs for their products [16]–[19]. SBST is a common solution for in-field testing, i.e., when the device’s reliability and safety has to be guaranteed throughout the operative lifetime, and it is also cheap and flexible. Thanks to this, SBST can be successfully used whenever compliance to safety standards such as ISO26262 is required.

However, developing STLs from scratch is not a trivial task and requires a non-negligible amount of manual effort, more so when targeting complex devices: test programs must be able to excite as many faults as possible and make their effects observable at primary outputs (POs) by using instructions from the system’s instruction set, only [20]. Moreover, understanding why certain faults are not detected is not always easy. This paper moves the first step in defining a generic and systematic flow capable of improving TDF coverage on complex pipelined processor cores, starting with a set of test programs devised for stuck-at faults (SAFs). We choose the transition delay fault model over the path delay one because TDFs are much better supported by both standards and EDA tools. The main contributions of this work are the definition of internal observation points, to better understand where the effects of not detected faults propagated and stopped, and the creation of a software simulation trace, to understand which instruction blocks within the STL can excite and propagate faults. This approach is validated on a RISC-V core, using available commercial tools and a set of pre-existing STLs targeting SAFs. The reported results show that it is possible to identify several easy-to-perform changes in the STLs and introduce an increase in the TDF Fault Coverage up to nearly 18%.

The article is organized as follows: in Section II a background on related works is outlined, while in Section III we describe the proposed approach. In Section IV we present the experimental results and, finally, in Section V we draw the conclusions.

II. BACKGROUND

Test programs development for delay faults through an SBST approach is a well-studied topic in academia [6], [8], [10]. Regarding TDFs specifically, [12] describes STL development strategies for peripherals embedded in System-on-Chips, achieving significant fault coverage figures. Work [4] describes a methodology to test delay faults on computational...
blocks within superscalar processors, while [5] aims at testing RISC-like CPUs by dividing them into modules under test and devising test strategies for each of these modules. Finally, [21] presents a reinforcement learning-based test program generation technique for TDFs validated on a MIPS32 core. Although effective, these works require the generation of test programs starting from scratch. [21], moreover, requires the usage of a reinforcement learning algorithm, which might not be effective when tackling high-complexity cores.

Articles [22]–[24] focus on the improvement of available programs to obtain high fault coverages. [22] describes how to derive test patterns for online testing starting from programs originally intended for verification purposes, significantly increasing the final coverage of stuck-at faults on a RISCV core. Works [23], [24] present a tool based on High-Level Decision Diagrams for modeling microprocessors and faults, used in conjunction with previously prepared code templates to generate the final self-test program. These works show that methodologies for improving test programs, although tailored for SAFs, can be successfully devised. However, the manual effort for developing test programs implementing the above techniques can be relevant.

III. PROPOSED APPROACH

In this paper, we introduce a systematic methodology that, given test programs already developed for SAFs, allows to pinpoint code regions within the STL to be modified to increase transition delay fault coverage in complex pipelined processor cores, as shown in Fig. 1. The reason for doing this is twofold: not only methodologies for developing effective SAF-oriented STLs are already available and capable of achieving high fault coverages, but the stuck-at and transition delay fault models also share some similarities in the way they are tested. Detecting a slow-to-rise (STR) fault implies detecting the relative stuck-at-0 fault, and similarly for slow-to-fall (STF) and stuck-at-1 faults. In this work, we take SAF-oriented test programs as our starting point: for this reason, SAF coverages are used as a reference value for the TDF ones.

A. Observability Study

This process aims to give some insights on undetected faults, divided into not controlled (NC) and not observed (NO) faults. Devising test strategies for such faults not only depends on whether they were NC or NO but also, in the latter case, where their effects propagated and stopped. For this reason, we define two groups of internal observation points (IOPs), namely User Accessible Registers (UARs), i.e., registers that the user can directly access through available instructions, and Hidden Registers (HRs), i.e., registers hidden within sub-modules or glue logic that the user cannot directly access. For example, general-purpose registers (GPRs) or control status registers (CSRs) are UARs, while pipeline registers are HRs. To easily identify which IOP a fault has reached during the fault simulation, we also introduce user-defined status labels. This information is then used in the subsequent two fault simulations, targeting both stuck-at and transition delay faults. While performing such simulations, the test flow records additional data into a fault dictionary, including at what time instant faults have been observed at POs (i.e., detected faults) or at one of the aforementioned IOPs, together with good and faulty machine values for comparison. Together with the fault dictionary, the observability study allows to analyze and correlate SAF and TDF coverages. We divide stuck-at and transition delay faults into three categories: NC, NO, and DT (detected), and we build a fault report table that can be divided into three main sections as follows:

1) NC stuck-at faults: contains all stuck-at faults not controlled by the test program. A not controlled SAF implies the corresponding TDF is not controlled as well; hence, in this section, we also include the subsequent NC TDFs.
2) NO stuck-at faults: encompasses all not-observed SAFs. When a SAF is not observed, the relative TDF might be either NO or NC. In the former case, we show all NO TDFs dividing them into faults that reached UARs, those that reached HRs, and those that didn’t reach any sequential element (NS). In the latter case, we repeat the same analysis on SAFs.
3) DT stuck-at faults: this section includes all detected SAFs. TDFs related to detected SAFs might either be NC, NO, or DT, so we report all three sub-categories, repeating the IOPs analysis for NO TDFs.

B. Logic Simulation Trace

With the Logic Simulation Trace process, we map the execution time to the instructions currently executed by the processor core. To do so, a module to be attached to the RTL description of the DUT is required. This module is activated when the test program’s logic simulation is launched and closely monitors internal signals like the clock, the program counter (PC), and the instruction’s opcode coming from the instruction RAM. During the simulation, the tracer stores the monitored values at each clock cycle, also looking for both source and destination registers values from the decode and the execution stage. Combining data from the fault dictionary and the execution trace, the proposed test flow allows to easily identify what portion of the code must be improved to cover NO faults, as shown in Fig. 2. Which and how many

![Fig. 1. Proposed test flow](image-url)
instructions to use in general depends on the IOP reached by the fault and is not the main focus of the current paper.

IV. EXPERIMENTAL RESULTS

A. Case study

The approach presented in this work has been validated on PULPino [25], an open-source single-core SoC platform based on a 32-bit RISC-V core developed by ETH Zurich and Università di Bologna. This core has been synthesized using the 45nm Silvaco Open Cell library [26], setting the clock period to 40ns, resulting in a total amount of 46,850 gates, a total area (eq. gates) of 51,001.65, and 150,326 transition delay faults. As for the test programs, we decided to start with three STLs, developed following different implementation strategies to test SAFs on the PULPino core, namely STL1, STL2, and STL3. A summary of the execution time (expressed in the total amount of clock cycles), memory size, and SAF coverage is reported in Table I.

<table>
<thead>
<tr>
<th>Fault Categories</th>
<th>#Faults STL1</th>
<th>#Faults STL2</th>
<th>#Faults STL3</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAF_NC</td>
<td>15,260</td>
<td>15,018</td>
<td>14,572</td>
</tr>
<tr>
<td>TDF_NC</td>
<td>15,260</td>
<td>15,018</td>
<td>14,572</td>
</tr>
<tr>
<td>SAF_NO</td>
<td>14,346</td>
<td>13,885</td>
<td>13,826</td>
</tr>
<tr>
<td>TDF_NO</td>
<td>10,992</td>
<td>10,882</td>
<td>10,801</td>
</tr>
<tr>
<td>TDF_UAR</td>
<td>545</td>
<td>587</td>
<td>410</td>
</tr>
<tr>
<td>TDF_HR</td>
<td>5,061</td>
<td>3,758</td>
<td>5,043</td>
</tr>
<tr>
<td>TDF_NS</td>
<td>5,386</td>
<td>6,537</td>
<td>5,348</td>
</tr>
<tr>
<td>TDF_NC</td>
<td>3,354</td>
<td>3,003</td>
<td>3,025</td>
</tr>
<tr>
<td>SAF_UAR</td>
<td>615</td>
<td>307</td>
<td>338</td>
</tr>
<tr>
<td>SAF_HR</td>
<td>2,399</td>
<td>2,307</td>
<td>2,349</td>
</tr>
<tr>
<td>SAF_NS</td>
<td>340</td>
<td>389</td>
<td>338</td>
</tr>
<tr>
<td>SAF_DT</td>
<td>129,720</td>
<td>130,423</td>
<td>130,928</td>
</tr>
<tr>
<td>TDF_DT</td>
<td>98,356</td>
<td>69,875</td>
<td>99,310</td>
</tr>
<tr>
<td>TDF_NO</td>
<td>8,975</td>
<td>24,088</td>
<td>8,822</td>
</tr>
<tr>
<td>TDF_HR</td>
<td>2,598</td>
<td>6,860</td>
<td>2,484</td>
</tr>
<tr>
<td>TDF_NS</td>
<td>6,376</td>
<td>17,228</td>
<td>6,338</td>
</tr>
<tr>
<td>TDF_NC</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>TOTAL</td>
<td>159,326</td>
<td>159,326</td>
<td>159,326</td>
</tr>
<tr>
<td>SAF Coverage %</td>
<td>81.42</td>
<td>81.86</td>
<td>82.18</td>
</tr>
<tr>
<td>TDF Coverage %</td>
<td>61.73</td>
<td>44.19</td>
<td>62.54</td>
</tr>
</tbody>
</table>

All fault simulations have been performed using Synopsys Z01X, a commercial tool devised specifically for functional safety, with the advantage of including user-defined status labels, and having a quick fault simulation. Performing stuck-at and transition delay fault simulations took, for each test program, no longer than 18 hours on an Intel Xeon CPU E5-2680 v3 server with a clock frequency up to 3.3GHz.

B. Fault simulation results

Since the simulation trace step is quite straightforward, we focus on the data obtained by fault simulating the three STLs. In Table II we report the fault report table introduced in Section III-A for the whole processor core. For each column, we show the total amount of faults belonging to each category and, in the final section, the total amount of faults together with the stuck-at and transition delay fault coverages.

Let us focus on TDF_UAR faults from blocks 2 (SAF_NO) and 3 (SAF_DT). These faults have reached some user-accessible registers like the register file or control status registers. Thus, detecting them is fairly easy once the right register and time instant are identified, which can be easily done through the logic simulation trace process. Detecting faults from this category leads to an increase in TDF coverage of 2 percentile units (p.u.) for STL1, 4.7 for STL2, and 1.8 for STL3. To these faults, we have to add the contribution of TDF_HR faults, which need some more complex strategies to let them reach a PO (or a UAR, after which a store is done through the logic simulation trace process. Detecting faults from this category leads to an increase in TDF coverage of 9.15 p.u. for STL1, 8.96 for STL2, and 17.85 for STL3. In addition to that, although this is not the goal of this work, covering TDF_UAR and TDF_HR from the second block allows covering the relative SAFs as well, since a detected TDF implies the relative SAF detected as well.

V. CONCLUSIONS

In this work, we presented a generic and systematic flow to help the test engineer easily identify regions in STLs to be improved to increase TDF coverages on complex pipelined processor cores. Although devising strategies to cover such faults is not the goal of this paper, we show that, given the right strategies, it is possible to enhance the TDF coverage from 9 up to — if an STL is not optimized for TDF — 17.85 percentile units. Future works will focus on the aforementioned strategies to cover transition delay faults whose effects stopped in hidden registers.
REFERENCES