



HAL
open science

Cost-Optimized and Robust Latch Hardened against Quadruple Node Upsets for Nanoscale CMOS

Aibin Yan, Shukai Song, Jixiang Zhang, Jie Cui, Zhengfeng Huang, Tianming Ni, Xiaoqing Wen, Patrick Girard

► **To cite this version:**

Aibin Yan, Shukai Song, Jixiang Zhang, Jie Cui, Zhengfeng Huang, et al.. Cost-Optimized and Robust Latch Hardened against Quadruple Node Upsets for Nanoscale CMOS. ITC-Asia 2022 - IEEE International Test Conference in Asian, Aug 2022, Taipei, Taiwan. pp.73-78, 10.1109/IT-CAAsia55616.2022.00023 . lirmm-03770182

HAL Id: lirmm-03770182

<https://hal-lirmm.ccsd.cnrs.fr/lirmm-03770182>

Submitted on 6 Sep 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Cost-Optimized and Robust Latch Hardened against Quadruple Node Upsets for Nanoscale CMOS

Aibin Yan¹, Shukai Song¹, Jixiang Zhang¹, Jie Cui¹, Zhengfeng Huang², Tianming Ni³, Xiaoqing Wen⁴, Patrick Girard⁵

¹School of Computer Science and Technology, Anhui University, Hefei, China

²School of Microelectronic, Hefei University of Technology, Hefei, China

³College of Electrical Engineering, Anhui Polytechnic University, Wuhu, China

⁴Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology, Fukuoka, Japan

⁵Laboratory of Informatics, Robotics & Microelectronics of Montpellier, University of Montpellier / CNRS, Montpellier, France

Abstract—With the aggressive reduction of CMOS transistor feature sizes, the soft error rate of nano-scale integrated circuits increases exponentially. In this paper, we propose a novel cost-optimized and robust latch, namely CRLHQ, hardened against quadruple-node-upsets (QNUs) for nanoscale CMOS technology. The latch mainly comprises a 5×5 matrix based on interlocked source-drain cross-coupled inverters to robustly store logic values. Owing to the redundant constructed feedback loops, the latch can recover from all possible QNUs. Simulation results demonstrate all key QNUs' recovery of the proposed CRLHQ latch. Simulation results also show that the latch can approximately reduce 44.3% D-Q delay, 7.3% silicon area and 14.2% delay-area-power product (DAPP), compared with the state-of-the-art same-type reference latch that can recover from any QNU.

I. INTRODUCTION

As *complementary-metal-oxide-semiconductor* (CMOS) technologies scaling down, integrated circuits are becoming severely susceptible to soft errors caused by the impact of high-energy particles/rays, such as neutrons, X rays, protons, muons and alpha particles [1]. Typical soft errors include *single-node upset* (SNU), *double-node upset* (DNU), *triple-node upset* (TNU), and even *quadruple-node upset* (QNU) [2]. In the harsh radiation environment (e.g., space), cases of catastrophic accidents and economic losses caused by the failures of integrated circuits due to soft errors abound. Clearly, the reliability of integrated circuits and systems in safety-critical applications cannot be neglected. Therefore, highly robust circuit designs based on effective approaches, e.g., *radiation-hardening-by-design* (RHBD), for soft error tolerance are urgently needed.

In previous studies of hardening for storage circuits, SNUs and DNUs were paid more attention by researchers. Some studies have shown that *multiple-node-upset* (MNU) occurs more frequently in latches manufactured by CMOS process below 250nm. At present, MNUs has become an important cause of circuit failures. TNUs and QNUs are typical MNUs. Under the mechanism of charge sharing, the logic states of adjacent circuit nodes become more susceptible to the interference of high-energy particles hitting silicon [3]. As shown in Fig. 1, multi-cell upsets of circuits are much more

common in newer technology nodes [4]. Therefore, MNUs must be considered for hardening in advanced CMOS circuits.




Fig. 1. Multi-cell error percentages in different technology nodes.

According to [3], it is very difficult to accurately calculate the possibility of QNU occurrence, because at least six parameters should be known. This paper mainly discusses the design of latches. On the one hand, for an SNU-resilient latch fabricated with a very small technology node such as 7nm, the impact of a high-energy particle can cause a QNU due to the charge sharing mechanism. On the other hand, when the latch is hit by two high-energy particles in succession during its hold mode, it can cause two DNUs, which can form a QNU. Similarly, an SNU and a TNU can also form a QNU, if a latch cannot provide recovery from soft errors during its hold mode.

In recent decades, many robust latches [2-3, 5-15] have been proposed, to tolerate SNUs, DNUs, TNUs and even QNUs. Typical SNUs, DNUs, TNUs and/or QNUs tolerant latches include the ST [5], TILL [6], 5-MR extended from traditional *triple-modular-redundancy* (TMR), DNCSSST [7], DeltaDICE [8], TNUTL [9], TNUHL [10], TNURL [11], QNUTL [3] and QRHIL [13]. In these latches, *C-elements* (CEs) are widely used. Fig. 2 shows the schematics of CEs, such as 2-input three-terminals CEs, and normal 2-input and 3-input CEs.

When the inputs of a CE have the same value, the CE only behaves as an inverter; however, when its inputs change to have different values, it intercepts the error on its input and temporarily retaining the previous correct value on its output. The clock-gating based CEs can also be controlled by the *system clock (CLK)* and *negative system clock (NCK)* signals.




Fig. 2. Schematics of widely used C-elements. (a) 2-input three-terminals, (b) 2-input, (c) Clock-gating based 2-input, (d) 3-input, and (e) Clock-gating based 3-input.

Fig. 3 presents the circuit schematics of these typical TNU and QNU hardened latches. The TNUTL latch [9] in Fig. 3-(a) mainly comprises five 2-input three-terminals CEs, and a 2-input CE to build three-level of nodes to intercept errors. The latch can provide TNU-tolerance, but it cannot recover from TNUs.




Fig. 3. Schematics of typical MNU-hardened latch designs. (a) TNUTL [9], (b) TNUHL [10], (c) QNUTL [3], (d) TNURL [11], and (e) QRHIL [13].

The TNUHL latch [10] in Fig. 3-(b) employs four 4-input CEs to construct many feedback loops to retain values. Meanwhile, using *multiple-level error-interception (MLEI)* in the right part four CEs, the latch can provide TNU-tolerance, but it cannot recover from TNUs.

The QNUTL latch [3] in Fig. 3-(c) mainly comprises three *dual-interlocked-storage-cells (DICES)* [14] and a triple-level *soft-error interception module (SIM)* that consists of six 2-input CEs. Due to the SNU self-recoverability of DICES and the soft-error interception of the SIM, the latch can provide QNU-tolerance. However, the latch has high power dissipation.

The TNURL latch [11] in Fig. 3-(d) is mainly composed of seven mutual feedback SIMs, and any one of them is composed of two 3-input CEs and one 2-input CE. Due to the dual-level soft-error interception of each SIM and mutual feedback mechanism of SIMs, the latch can recover from TNUs. However, the latch cannot tolerate QNUs.

The QRHIL latch [13] in Fig. 3-(e) is mainly constructed from a 5×5 looped CE matrix and can recover from QNUs. However, the latch has large area overhead.

From the above discussion, it can be seen that these latches still have serious limitations. First, very few latches can provide complete self-recovery from MNUs, especially QNUs, which means that errors will be retained and accumulated. Although the TNURL can provide complete TNU recovery, it cannot tolerate QNUs and cannot recover from QNUs. Although the QRHIL can provide complete QNU recovery, its delay, area and DAPP are not small.

In this paper, we propose a novel *source-drain cross-coupled inverters (SCIs)* based *Cost-optimized and Robust Latch Hardened against QNUs (CRLHQ)*. The CRLHQ latch mainly comprises two parts (i.e., the left to pre-charge the latch and the right to store the pre-charged values). The storage part of the

latch mainly comprises a 5×5 matrix based on interlocked SCIs to robustly store the pre-charged values. Simulation results demonstrate the QNU-recovery (so that SNU/DNU/TNU recovery) and low delay, silicon area and DAPP compared with the state-of-the-art same-type latch that is completely QNU recoverable.

The rest of this paper is organized as follows. Section II presents the schematic diagram, working principles, and verifications of the proposed latch. Section III provides comparison results and Section IV concludes this paper.

II. PROPOSED HARDENED LATCH DESIGN

A. Circuit Schematic and Behavior

Fig. 4 shows the circuit schematic of the proposed CRLHQ latch design. It can be seen that the latch consists of two parts, i.e., the left-bottom part constructed from thirteen transmission gates (TGs) and the right part constructed from a 5×5 interlocked SCIs based matrix. Note that the left-top part is only used to indicate the transistor-level structures of SCIs, and the right-side SCI can also be controlled by CLK. The right part of the latch also includes a TG whose output is Q. In the CRLHQ latch, D, Q, CLK and NCK are the input, output, system clock, and negative system clock, respectively. Obviously, the right part of the latch includes five rows and five columns of SCIs so that we name the SCIs as a matrix. We define $N1 \rightarrow N2 \rightarrow N3 \rightarrow N4 \rightarrow N5$ as the first row and $N1 \rightarrow N6 \rightarrow N11 \rightarrow N16 \rightarrow N21$ as the first column. It can be seen that, in columns 2, 3 and 4, eight clock-gating based SCIs are used to reduce current competition on storage nodes, thereby saving power. In this way, the silicon area and power dissipation of the latch are balanced.




Fig. 4. Schematic of the proposed CRLHQ latch.

In the following, we take $D = 0$ as an example to introduce all the operations of the latch. Note that when $D = 1$, we can easily get the similar scenarios/conclusions.

When the TGs in the left part of the latch are ON, i.e., CLK is high and NCK is low, the latch works in transparent mode. At this time, the TG in the right part of the latch is OFF, but the left-bottom TGs are ON, thus D can be transferred directly to Q, thereby reducing the transmission delay from D to Q in

transparent mode. Note that nodes $N_i = Q = 0$ ($i = 2, 4, 8, \dots, 24$). Because $N2 = N4 = 0$, the SCIs in the first row of the latch can output 1, so that $N1 = N3 = N5 = 1$; Because $N6 = N8 = N10 = 0$, $N7 = N9 = 1$; Because $N12 = N14 = 0$, $N11 = N13 = N15 = 1$; Because $N16 = N18 = N20 = 0$, $N17 = N19 = 1$; Because $N22 = N24 = 0$, $N21 = N23 = N25 = 1$. In this way, the values of all nodes in the latch can be pre-charged.

When the TGs in the left part of the latch are OFF, i.e., CLK is low and NCK is high, the latch works in hold mode. At this time, the values of all nodes of the latch are still correct, and the TG with output Q is turned on, so $Q = N20 = 0$ in this mode. Note that the eight clock-gating based SCIs can work normally because CLK is low. Obviously, large feedback loops, such as $N1 \rightarrow N6 \rightarrow N7 \rightarrow N2 \rightarrow N1$ and $N8 \rightarrow N9 \rightarrow N14 \rightarrow N13 \rightarrow N8$, can be formed in the latch, so that the node values in the latch can be retained. In summary, the proposed latch can be operated correctly in both transparent and hold mode.

The proposed CRLHQ latch was implemented by advanced 22 nm CMOS technology and the relevant simulations are carried out by Synopsys HSPICE. The simulation parameters were introduced here. The supply voltage was set to 0.8V, the working temperature was set to the room temperature, and the PMOS and NMOS transistors had the W/L ratio of 100nm/22nm and 28nm/22nm, respectively.




Fig. 5. Simulation results of the error-free case for the CRLHQ latch.

Fig. 5 illustrates the error-free operations for the proposed CRLHQ latch. It can be seen that when the latch works in transparent mode (CLK = 1), the output Q of the latch can change correctly with D, and when the latch works in hold mode (CLK = 0), the latch can store the sampled D value.

B. QNU-Recovery Principles and Simulations

The principles of QNU-recovery are discussed below. Because of the symmetric structure of the latch, we only need to consider two cases. **Case T1**: Four nodes from each row of SCIs are affected by a QNU. **Case T2**: Four nodes from different rows of SCIs in the latch are affected by a QNU. Note that, we can easily obtain similar scenarios/conclusions when we discuss the QNU nodes from the same/different columns. **Case T1-1**: The first row of SCIs is affected by a QNU so that the representative QNU node lists include $\langle N1, N2, N3, N4 \rangle$, $\langle N1, N2, N3, N5 \rangle$ and $\langle N1, N2, N4, N5 \rangle$. When $\langle N1, N2, N3, N4 \rangle$ is affected by a QNU, the correct

values 1, 0, 1 and 0 of N1, N2, N3 and N4 will be changed to wrong values 0, 1, 0 and 1, respectively. At this time, N1 = 0 so that this error can pass to N6 changing N6 = 1. Then, N6 will pass the error to N11, N16 and N21, changing their logic values to 0, 1 and 0, respectively; Similarly, N2 = 1 so that this error can pass to N7, N12, N17 and N22, changing their logic values to 0, 1, 0 and 1, respectively; N3 = 0 so that this error can pass to N8, N13, N18 and N23 changing their logic values to 1, 0, 1 and 0, respectively. Meanwhile, N4 = 1 so that the logic values of N9, N14, N19 and N24 will be changed to 0, 1, 0 and 1, respectively. Note that although the logic values of N4, N9, N14, N19 and N24 are wrong, N5, N10, N15, N20 and N25 in the fifth column will not be affected and they still keep their correct values due to the special transistor structure of SCIs. At the same time, N5 with the correct value of 1 will restore N4, N3, N2 and N1 to their original correct logic values. Similarly, N10, N15, N20 and N25 will respectively restore the nodes in rows second, third, fourth and fifth to their original correct logic values. Moreover, when $\langle N1, N2, N3, N5 \rangle$ is affected by a QNU, the impacted nodes in the first, second, third and fifth columns can recover from the non-impacted nodes in the fourth column; when $\langle N1, N2, N4, N5 \rangle$ is affected by a QNU, the impacted nodes in the first, second, fourth and fifth columns can recover from the non-impacted nodes in the third column. In other words, the proposed latch can self-recover from QNUs for **Case T1-1**.

Case T1-2: The second row of SCIs is affected by a QNU so that the representative QNU node lists include $\langle N6, N7, N8, N9 \rangle$, $\langle N6, N7, N8, 10 \rangle$ and $\langle N6, N7, N9, N10 \rangle$. When $\langle N6, N7, N8, N9 \rangle$ is affected by a QNU, the correct values 0, 1, 0 and 1 of N6, N7, N8 and N9 will be changed to wrong values 1, 0, 1 and 0, respectively. At this time, N6 = 1 so that this error can pass to N1 and N11 changing N1 and N11 to 0 (N11 = 0 so that N16 = 1 and thus N21 = 0); N7 = 0 so that this error can pass to N2 and N12 changing N2 and N12 to 1 (N12 = 1 so that N17 = 0 and thus N22 = 1); Similarly, N8 and N9 will finally flip all nodes in the third and fourth columns, respectively. However, the nodes in the fifth column are still unaffected. As mentioned in **Case T1-1**, the latch can recover through correct states of nodes in the fifth column. Moreover, when $\langle N6, N7, N8, N10 \rangle$ or $\langle N6, N7, N9, N10 \rangle$ is affected by a QNU, the impacted nodes can recover from the non-impacted nodes. Therefore, the proposed latch can self-recover from QNUs for **Case T1-2**.

Case T1-3: The third row of SCIs is affected by a QNU so that the representative QNU node lists include $\langle N11, N12, N13, N14 \rangle$, $\langle N11, N12, N13, N15 \rangle$ and $\langle N11, N12, N14, N15 \rangle$. When $\langle N11, N12, N13, N14 \rangle$ is affected by a QNU, the correct values 1, 0, 1 and 0 of N11, N12, N13 and N14 will be changed to wrong values 0, 1, 0 and 1, respectively. At this time, N11 = 0 so that this error can pass to N6 and N16 changing them to 1. Then, N6 = 1 so that N1 = 0 and N16 = 1 so that N21 = 0. Meanwhile, the nodes in the second, third and fourth columns will be flipped. As mentioned in **Case T1-1**, the latch can recover through the correct states of nodes in the fifth column. Moreover, when $\langle N11, N12, N13, N15 \rangle$ or $\langle N11, N12, N14, N15 \rangle$ is affected by a QNU, the impacted

nodes can also recover from the non-impacted nodes. Therefore, the latch can self-recover from QNUs for **Case T1-**




Fig. 6. Simulation results of SNU-injections for the CRLHQ latch.




Fig. 7. Simulation results of DNU-injections for the CRLHQ latch.




Fig. 8. Simulation results of TNU-injections for the CRLHQ latch.




Fig. 9. Simulation results of QNU-injections for the CRLHQ latch.

the delay of the proposed latch and the QNUTL latch are the smallest.

TABLE II
OVERHEAD COMPARISON RESULTS FOR ALTERNATIVE LATCH DESIGNS.

Latch	Delay (ps)	$10^{-4} \times$ Area (nm ²)	Power (μ W)	$10^{-6} \times$ DAPP
ST	14.11	1.41	0.28	0.06
TILL	14.92	3.10	0.52	0.24
5-MR	155.72	24.01	4.26	159.27
DNCSSST	23.17	4.51	0.90	0.94
DeltaDICE	14.28	5.63	2.13	1.71
TNUTL	26.24	6.48	0.61	1.04
TNUHL	62.28	11.54	1.78	12.79
TNURL	6.11	18.02	1.92	2.11
QNUTL	1.85	12.39	4.23	0.97
QRHIL	3.32	18.30	1.98	1.20
CRLHQ	1.85	16.97	3.28	1.03

The area of latches is compared. Obviously, The DNCSSST and DeltaDICE latches consume small area because they only consider DNU hardening with a few transistors. Similarly, because only SNU tolerance is considered, the silicon area of the TILL is very small. Although the TNUTL latch has a small area and provides TNU tolerance, it cannot recover from SNUs/DNUs/TNUs. In the RHBD approach, higher reliability is achieved at the cost of larger silicon area. The 5-MR, TNURL and QRHIL latches consume large silicon area because redundant transistors are used to provide DNU tolerance, TNU recovery and QNU recovery, respectively. It can be seen that the proposed latch's overhead is smaller than that of the same-type QRHIL latch in terms of silicon area.

The power dissipation of latches is compared. The latches only considering SNU hardening consume low power because their area is small. The 5-MR latch consumes the largest power mainly because of its largest employed area. It can be seen from Table II that the power dissipation of the QNUTL latch is very large, mainly due to much current competition in the latch. Note that, if in transparent mode, there are many feedback loops in a latch, it will lead to large power consumption. Although the silicon area of the TNURL latch is large, the power dissipation of the TNURL latch is small due to the use of clock-gating to avoid current competition. Anyway, the proposed CRLHQ latch consumes moderate power to provide QNU recovery.

In terms of DAPP, because the 5-MR and TNUHL latches have very large delay or area, their DAPP values are high. Conversely, the ST, TILL, DNCSSST, TNUTL and QNUTL latches as well as the proposed latch have low DAPP values since their area, delay, and/or power are not large. The other latches have moderate DAPP values. Clearly, the proposed latch has lower overhead than that of the same-type QRHIL latch in terms of DAPP value. In summary, the proposed CRLHQ latch can provide QNU recovery (and thus TNU,

DNU and SNU recovery) with low cost in terms of delay, area, and DAPP. Although its power is not small, it is not the largest.

IV. CONCLUSION

In safety-critical applications, such as aerospace and nuclear, circuits and systems need very high reliability. Existing latches suffer from severe limitations such as non-recovery from QNUs and/or large overhead. In order to solve this problem, this paper has proposed a novel cost-optimized and robust latch, namely CRLHQ, hardened against QNUs for safety-critical applications in 22nm CMOS technology. Simulation results have clearly demonstrated the QNU self-recovery as well as its low overhead especially in terms of D-Q delay, silicon area and DAPP for the proposed latch.

REFERENCES

- [1] M. Ebara, K. Yamada, K. Kojima, et al., "Process Dependence of Soft Errors Induced by Alpha Particles, Heavy Ions, and High Energy Neutrons on Flip Flops in FDSOI," *IEEE Journal of the Electron Devices Society*, vol. 7, no. 1, pp. 817-824, 2019.
- [2] D. Lin, Y. Xu, X. Li, et al. "A Novel Self-Recoverable and Triple Nodes Upset Resilience DICE Latch," *IEICE Electronics Express*, pp. 1-10, 2018.
- [3] A. Yan, Z. Xu, X. Feng, et al., "Novel Quadruple-Node-Upset-Tolerant Latch Designs With Optimized Overhead for Reliable Computing in Harsh Radiation Environments," *IEEE Transactions on Emerging Topics in Computing*, vol. 10, no. 1, pp. 404-413, 2022.
- [4] A. Dixit and A. Wood, "The Impact of New Technology on Soft Error Rates," *IEEE International Reliability Physics Symposium*, pp. 1-7, 2011.
- [5] S. Lin, Y. Kim, and F. Lombardi, "Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 19, no. 7, pp. 1315-1319, 2011.
- [6] T. Li, H. Yang, G. Cai, et al, "A CMOS Triple Inter-Locked Latch for SEU Insensitivity Design," *IEEE Transactions on Nuclear Science*, vol. 61, no. 6, pp. 3265-3273, 2014.
- [7] K. Katsarou and Y. Tsiatouhas, "Double Node Charge Sharing SEU Tolerant Latch Design," *IEEE International On-Line Testing Symposium*, pp. 122-127, 2014.
- [8] N. Eftaxiopoulos, N. Axelos, G. Zervakis, et al, "Delta DICE: A Double Node Upset Resilient Latch," *IEEE International Midwest Symposium on Circuits and Systems*, pp. 1-4, 2015.
- [9] Xin Liu, "Multiple Node Upset-Tolerant Latch Design," *IEEE Transactions on Device and Materials Reliability*, vol. 19, no. 2, pp. 387-392, 2019.
- [10] A. Watkins and S. Tragoudas, "Radiation Hardened Latch Designs for Double and Triple Node Upsets," *IEEE Transactions on Emerging Topics in Computing*, vol. 8, no. 3, pp. 616-626, 2020.
- [11] A. Yan, X. Feng, Y. Hu, et al., "Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments," *IEEE Transactions on Aerospace and Electronic Systems*, vol. 56, no. 2, pp. 1163-1171, 2020.
- [12] K. Katsarou and Y. Tsiatouhas, "Soft Error Interception Latch: Double Node Charge Sharing SNU Tolerant Design," *Electronics Letters*, vol. 51, no. 4, pp. 330-332, 2015.
- [13] A. Yan, A. Cao, Z. Fan, et al, "A 4NU-Recoverable and HIS-Insensitive Latch Design for Highly Robust Computing in Harsh Radiation Environments," *ACM Great Lakes Symposium on VLSI*, pp. 301-306, 2021.
- [14] T. Calin, M. Nicolaidis and R. Velazco, "Upset Hardened Memory Design for Submicron CMOS Technology," *IEEE Transactions on Nuclear Science*, vol. 43, no. 6, pp. 2874-2878, 1996.
- [15] A. Yan, Y. Hu, J. Cui, et al, "Information Assurance through Redundant Design: A Novel TNU Error-Resilient Latch for Harsh Radiation Environment," *IEEE Transactions on Computers*, vol. 69, no. 6, pp. 789-799, 2020.