Journal Articles IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Year : 2024

MURLAV: A Multiple-Node-Upset Recovery Latch and Algorithm-Based Verification Method

Aibin Yan
Zhixing Li
Zhongyu Gao
Zhengfeng Huang
Tianming Ni
Jie Cui
Xiaolei Wang
  • Function : Author
  • PersonId : 1428118
Xiaoqing Wen

Abstract

In advanced CMOS technologies, integrated circuits are sensitive to multiple-node-upsets (MNUs) induced in harsh radiation environments. The existing verification of the reliability of latches highly relies on electronic design automation (EDA) tools considering complex error-injection scenarios. In this article, we propose a novel latch, namely, MURLAV, protected against quadruple node-upsets (QNUs) induced in harsh radiation environments, as well as an algorithmic error-recovery verification method. The latch provides complete recovery from all QNUs with a formed redundant structure. The algorithm can simplify the verification process and demonstrate the QNU recovery for the proposed MURLAV latch. Simulation results demonstrate that the proposed latch can recover from any QNU and that it has lower area and delay overhead. Compared with existing latches of the same type, the proposed MURLAV latch achieves an overhead reduction of 34% in silicon area and 15% in delay on average at the cost of moderate power consumption.
Fichier principal
Vignette du fichier
MURLAV-TCAD.pdf (2) Télécharger le fichier

Dates and versions

lirmm-04737519 , version 1 (15-10-2024)

Identifiers

Cite

Aibin Yan, Zhixing Li, Zhongyu Gao, Jing Zhang, Zhengfeng Huang, et al.. MURLAV: A Multiple-Node-Upset Recovery Latch and Algorithm-Based Verification Method. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024, 43 (7), pp.2205-2214. ⟨10.1109/TCAD.2024.3357593⟩. ⟨lirmm-04737519⟩
14 View
5 Download

Altmetric

Share

More