Supply Voltage Glitches Effects on CMOS Circuits - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2006

Supply Voltage Glitches Effects on CMOS Circuits

Abstract

Among the attacks applied on secure circuits, fault injection techniques consist in the use of a combination of environmental conditions that induce computational errors in the chip that can leak protected informations. The purpose of our study is to build an accurate model able to describe the behaviour of CMOS circuits in presence of deliberated short supply voltage variations. This behaviour depends strongly on the basic gates (combinational logic, registers. . . ) that make up the circuit. In this paper, we show why D-flip-flop are resistant to power supply glitches occurring between clock transitions and we propose an approach to evaluate the basic elements sensitivities towards faults generated by power glitches. Our aimed model will consequently be dependent on this sensitivity.
Fichier principal
Vignette du fichier
DTIS06-106.pdf (404.71 Ko) Télécharger le fichier
Loading...

Dates and versions

lirmm-00093365 , version 1 (13-09-2006)

Identifiers

  • HAL Id : lirmm-00093365 , version 1

Cite

Anissa Djellid-Ouar, Guy Cathébras, Frédéric Bancel. Supply Voltage Glitches Effects on CMOS Circuits. DTIS'06: Design and Test of Integrated Systems in Nanoscale Technology, Sep 2006, Tunis (Tunisia), pp.257-261. ⟨lirmm-00093365⟩
339 View
1863 Download

Share

Gmail Facebook X LinkedIn More