Skip to Main content Skip to Navigation
Conference papers

Supply Voltage Glitches Effects on CMOS Circuits

Abstract : Among the attacks applied on secure circuits, fault injection techniques consist in the use of a combination of environmental conditions that induce computational errors in the chip that can leak protected informations. The purpose of our study is to build an accurate model able to describe the behaviour of CMOS circuits in presence of deliberated short supply voltage variations. This behaviour depends strongly on the basic gates (combinational logic, registers. . . ) that make up the circuit. In this paper, we show why D-flip-flop are resistant to power supply glitches occurring between clock transitions and we propose an approach to evaluate the basic elements sensitivities towards faults generated by power glitches. Our aimed model will consequently be dependent on this sensitivity.
Complete list of metadata

Cited literature [7 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00093365
Contributor : Martine Peridier <>
Submitted on : Wednesday, September 13, 2006 - 11:52:18 AM
Last modification on : Thursday, May 24, 2018 - 3:59:21 PM
Long-term archiving on: : Monday, April 5, 2010 - 11:40:18 PM

Identifiers

  • HAL Id : lirmm-00093365, version 1

Collections

Citation

Anissa Djellid-Ouar, Guy Cathébras, Frédéric Bancel. Supply Voltage Glitches Effects on CMOS Circuits. DTIS'06: Design and Test of Integrated Systems in Nanoscale Technology, Sep 2006, Tunis (Tunisia), pp.257-261. ⟨lirmm-00093365⟩

Share

Metrics

Record views

667

Files downloads

1905