Skip to Main content Skip to Navigation
Conference papers

Circuit Optimization Based on Speed Indicators

Abstract : This paper addresses the problem of circuit performance optimization that is a complete task to realize in the last step of the I.C. design flow. The goal of this work is to avoid the use of random mathematical methods (very CPU time expensive), by defining simple, fast and deterministic indicators allowing easy and fast implementation of circuits at the required speed. We propose to extend the method of equal sensitivity, previously developed for combinatorial paths, to combinatorial circuit sizing in order to solve the convergence branch problem. We also propose a coefficient based approach to solve the divergence branch problem. Validations are given by comparing the performance of different benchmarks obtained with our protocol and with an industrial tool in a standard 180 nm CMOS process.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00106439
Contributor : Christine Carvalho de Matos <>
Submitted on : Monday, October 16, 2006 - 8:00:15 AM
Last modification on : Thursday, September 12, 2019 - 9:21:10 PM

Identifiers

Collections

Citation

Alexandre Verle, Alexis Landrault, Philippe Maurine, Nadine Azemard. Circuit Optimization Based on Speed Indicators. ICECS: International Conference on Electronics, Circuits and Systems, Dec 2005, Gammarth, Tunisia. pp.167-170, ⟨10.1109/icecs.2005.4633585⟩. ⟨lirmm-00106439⟩

Share

Metrics

Record views

119