Comparison Between Different Data Buses Configuration

Abstract : With increasing clock frequencies and shrinking process geometries, both capacitive and inductive crosstalks become important concerns in designs. In deep sub-micron technologies, we can ignore neither the amplitude of the noise due to the coupling between bus lines, nor the delay variation due to this crosstalk voltage. In this paper we study different design solutions on bus configurations in order to take advantage of DSM technologies, and evaluate their impact on crosstalk reduction. The use of intra-layer low-k dielectrics reduces the coupling capacitances and a permittivity of two reduces the crosstalk voltage by 22%. An electrical screening ground lines solution between signal lines exhibits favourable interest for a typical SoC structure. Space between lines can be significantly reduced for an equivalent crosstalk voltage. Crosstalk and timing performances of these different solutions are evaluated and then compared. The reduction of the input switching delay with technology evolution leads to an important increase in the inductive effect. These lines are modelled as RC and RLC lines, and the two models are compared to define the effects caused by neglecting inductance.
Type de document :
Communication dans un congrès
ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Feb 2004, Louisiana, United States. IEEE, pp.69-74, 2004, 〈10.1109/ISVLSI.2004.1339510〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108838
Contributeur : Christine Carvalho de Matos <>
Soumis le : lundi 23 octobre 2006 - 12:56:53
Dernière modification le : vendredi 21 septembre 2018 - 22:23:46

Identifiants

Collections

Citation

Alain Lopez, Denis Deschacht. Comparison Between Different Data Buses Configuration. ISVLSI: IEEE Computer Society Annual Symposium on VLSI, Feb 2004, Louisiana, United States. IEEE, pp.69-74, 2004, 〈10.1109/ISVLSI.2004.1339510〉. 〈lirmm-00108838〉

Partager

Métriques

Consultations de la notice

58