Defect-Aware SOC Test Scheduling - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2004

Defect-Aware SOC Test Scheduling


In this paper we address the test scheduling problem for system-on-chip designs. Different from previous approaches where it is assumed that all tests are performed until completion, we consider the cases where the test process are terminated as soon as a defect is detected. This is common practice in production test of chips. The proposed technique takes into account the probability of defect-detection by a test in order to schedule the tests so that the expected total test time is minimized. We investigate different test bus structures, test scheduling strategies (sequential scheduling vs. concurrent scheduling), and test set assumptions (fixed test time vs. flexible test time). We have also made experiments to illustrate the efficiency of taking defect probability into account during test scheduling.
Fichier principal
Vignette du fichier
download.pdf (1.33 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00108846 , version 1 (27-04-2023)



Erik Larsson, Julien Pouget, Zebo Peng. Defect-Aware SOC Test Scheduling. VTS 2004 - 22nd IEEE VLSI Test Symposium, Apr 2004, Napa Valley, CA, United States. pp.359-364, ⟨10.1109/VTEST.2004.1299265⟩. ⟨lirmm-00108846⟩
48 View
17 Download



Gmail Facebook X LinkedIn More