Performance Metric Based Optimization Protocol

Abstract : Optimizing digital designs implies a selection of circuit implementation based on different cost criteria. Post-processing methods such as transistor sizing, buffer insertion or logic transformation can be used for optimizing critical paths to satisfy timing constraints. However most optimization tools are not able to select between the different optimization alternatives and have high CPU execution time. In this paper, we propose an optimization protocol based on metrics allowing to characterize a path and to select the best optimization alternative. We define a way to characterize the design space of any circuit implementation. Then we propose a constraint distribution method allowing constraint satisfaction at nearly minimum area. This quasi optimal tool is implemented in an optimization tool (POPS) and validated by comparing the area necessary to satisfy delay constraints applied to various benchmarks (ISCAS’85) to that resulting from an industrial tool.
Complete list of metadatas

Cited literature [15 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108892
Contributor : Christine Carvalho de Matos <>
Submitted on : Friday, September 13, 2019 - 10:29:16 AM
Last modification on : Friday, September 13, 2019 - 3:41:53 PM

File

ark__67375_HCB-G28L9PGW-2.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Xavier Michel, Alexandre Verle, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Performance Metric Based Optimization Protocol. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. pp.100-109, ⟨10.1007/978-3-540-30205-6_12⟩. ⟨lirmm-00108892⟩

Share

Metrics

Record views

97

Files downloads

13