Definition of P/N Width Ratio for CMOS Standard Cell Library

Abstract : The efficiency of cell-based design synthesis of high performance circuit is strongly dependent on the content of the library. Great effort has been given in the design of libraries, to define the optimal selection of the logic gate drive strength. But few justifications are available to determine the P/N width ratio of each cell. In this paper we use an extension of the logical effort model to characterize the dissymmetry of gate delay and define the best P/N width ratio allowing a path minimum area implementation under delay constraint. This delay model explicitly represents the sensitivity of delay to gate structure and P/N width ratio. Application is given on a 0.18µm process on different logic path implementations.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108933
Contributor : Christine Carvalho de Matos <>
Submitted on : Saturday, January 21, 2017 - 8:16:04 PM
Last modification on : Wednesday, October 24, 2018 - 9:02:05 AM
Long-term archiving on : Saturday, April 22, 2017 - 1:07:09 PM

File

769-773.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : lirmm-00108933, version 1

Collections

Citation

Alexandre Verle, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Definition of P/N Width Ratio for CMOS Standard Cell Library. DCIS: Design of Circuits and Integrated Systems, Nov 2004, Bordeaux, France. pp.769-773. ⟨lirmm-00108933⟩

Share

Metrics

Record views

378

Files downloads

530