A Novel DFT Technique to Test a Complete Set of ADC's and DAC's Embedded in a Complex SiP

Abstract : This paper proposes an original Design-For-Test (DFT) technique allowing the test of a complete set of converters embedded in a complex System-in-Package. The fundamental idea consists in implementing an additional circuitry allowing to interconnect the analogue ouputs of DAC's with the analogue inputs of ADC's. This globally results in an Analogue Network of interconnected Converters (ANC) that can be tested in a fully digital way. It is demonstrated that different configurations of the network can be described through a system of linearly independent equations. Solving the system of equations allows to determine the harmonic contribution of every converter in the network
Type de document :
Article dans une revue
IEEE Design & Test of Computers, Institute of Electrical and Electronics Engineers, 2006, 23 (3), pp.237-243
Liste complète des métadonnées

Littérature citée [5 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00115131
Contributeur : Serge Bernard <>
Soumis le : lundi 20 novembre 2006 - 14:08:36
Dernière modification le : jeudi 11 janvier 2018 - 06:27:19
Document(s) archivé(s) le : mardi 6 avril 2010 - 23:05:11

Identifiants

  • HAL Id : lirmm-00115131, version 1

Collections

Citation

Serge Bernard, Vincent Kerzérho, Philippe Cauvet, Florence Azaïs, Mariane Comte, et al.. A Novel DFT Technique to Test a Complete Set of ADC's and DAC's Embedded in a Complex SiP. IEEE Design & Test of Computers, Institute of Electrical and Electronics Engineers, 2006, 23 (3), pp.237-243. 〈lirmm-00115131〉

Partager

Métriques

Consultations de la notice

185

Téléchargements de fichiers

179