Skip to Main content Skip to Navigation
Conference papers

On-Line Self-Test of AES Hardware Implementations

Giorgio Di Natale 1 Marie-Lise Flottes 1 Bruno Rouzeyre 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : In this paper we propose an on-line self-test architecture for hardware implementations of Advanced Encryption Standard (AES). The solution assumes a parallel architecture and exploits the inherent spatial replications of this implementation. Because Substitution boxes (S-Box) represent the largest hardware in this architecture, we focus on faults affecting these S-Boxes and propose a trade-off between hardware overhead and fault latency. We show that our solution is very effective while keeping the area overhead very low. Moreover, this architecture does not weak the device with respect to side-channel attacks based on power analysis. On the contrary, it makes more difficult this type of attack.
Complete list of metadata

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00163405
Contributor : Giorgio Di Natale <>
Submitted on : Tuesday, July 17, 2007 - 2:30:41 PM
Last modification on : Tuesday, September 1, 2020 - 11:32:04 AM

Identifiers

  • HAL Id : lirmm-00163405, version 1

Collections

Citation

Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. On-Line Self-Test of AES Hardware Implementations. DSN'07: Workshop on Dependable and Secure Nanocomputing, Jun 2007, Edinburgh, United Kingdom. ⟨lirmm-00163405⟩

Share

Metrics

Record views

78