A Dependable Parallel Architecture for SBoxes - Archive ouverte HAL Access content directly
Conference Poster Year : 2007

A Dependable Parallel Architecture for SBoxes

(1) , (1) , (1)
1

Abstract

In this paper we propose an on-line self-test architecture for hardware implementations of Advanced Encryption Standard (AES). The solution assumes a parallel architecture and exploits the inherent spatial replications of this implementation. Because Substitution boxes (S-Box) represent the largest hardware in this architecture, we focus on faults affecting these S-Boxes and propose a trade-off between hardware overhead and fault latency. We show that our solution is very effective while keeping the area overhead very low. Moreover, this architecture does not weak the device with respect to side-channel attacks based on power analysis. On the contrary, it makes more difficult this type of attack.
Not file

Dates and versions

lirmm-00163414 , version 1 (17-07-2007)

Identifiers

  • HAL Id : lirmm-00163414 , version 1

Cite

Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. A Dependable Parallel Architecture for SBoxes. ReCoSoc'07: International Workshop on Reconfigurable Communication Centric System-On-Chips, Jun 2007, Montpellier, France. pp.CD-ROM, 2007. ⟨lirmm-00163414⟩
92 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More