Skip to Main content Skip to Navigation
Poster communications

A Dependable Parallel Architecture for SBoxes

Giorgio Di Natale 1 Marie-Lise Flottes 1 Bruno Rouzeyre 1 
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : In this paper we propose an on-line self-test architecture for hardware implementations of Advanced Encryption Standard (AES). The solution assumes a parallel architecture and exploits the inherent spatial replications of this implementation. Because Substitution boxes (S-Box) represent the largest hardware in this architecture, we focus on faults affecting these S-Boxes and propose a trade-off between hardware overhead and fault latency. We show that our solution is very effective while keeping the area overhead very low. Moreover, this architecture does not weak the device with respect to side-channel attacks based on power analysis. On the contrary, it makes more difficult this type of attack.
Complete list of metadata
Contributor : Giorgio Di Natale Connect in order to contact the contributor
Submitted on : Tuesday, July 17, 2007 - 2:38:40 PM
Last modification on : Friday, August 5, 2022 - 10:47:58 AM


  • HAL Id : lirmm-00163414, version 1


Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. A Dependable Parallel Architecture for SBoxes. ReCoSoc'07: International Workshop on Reconfigurable Communication Centric System-On-Chips, Jun 2007, Montpellier, France. pp.CD-ROM, 2007. ⟨lirmm-00163414⟩



Record views