Evaluation of Design for Reliability Techniques in Embedded Flash Memories - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2007

Evaluation of Design for Reliability Techniques in Embedded Flash Memories

Abstract

Non-volatile Flash memories are becoming more and more popular in Systems-on-Chip (SoC). Embedded Flash (eFlash) memories are based on the well-known floatinggate transistor concept. The reliability of such type of technology is a growing up issue for embedded systems ; endurance and retention are of course the main features to analyze. To enhance memory reliability current eFlash memories designs use techniques such as Error Correction Code (ECC), Redundancy or Threshold Voltage (VT) Analysis. In this paper, a memory model to evaluate the reliability of eFlash memory arrays under distinct enhancement schemes is developed.
Fichier principal
Vignette du fichier
torres.pdf (395.85 Ko) Télécharger le fichier

Dates and versions

lirmm-00179951 , version 1 (11-12-2007)

Identifiers

Cite

Benoît Godard, Jean-Michel Daga, Lionel Torres, Gilles Sassatelli. Evaluation of Design for Reliability Techniques in Embedded Flash Memories. DATE: Design, Automation and Test in Europe, Apr 2007, Nice, France. pp.1593-1598, ⟨10.1109/DATE.2007.364529⟩. ⟨lirmm-00179951⟩
326 View
691 Download

Altmetric

Share

Gmail Facebook X LinkedIn More