Skip to Main content Skip to Navigation
Conference papers

An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling

Julien Pouget 1 Erik Larsson 1 Zebo Peng 1 Marie-Lise Flottes 2 Bruno Rouzeyre 2
2 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Test application time and core accessibility are two major issues in System-On-Chip (SOC) testing. The test application time must be minimised, and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper we present an approach to design a test interface (wrapper) at core level taking into account the P1500 restrictions, and to design a TAM architecture and its associated test schedule using a fast and efficient heuristic. A useful and new feature of our approach is that it supports also the testing of interconnections while considering power dissipation, test conflicts and precedence constraints. Another feature of our approach is that the TAM is designed with a central bus architecture, which is a generalisation of the TestBus architecture. The advantages and drawbacks of our approach are discussed, and the proposed architecture and heuristic are validated with experiments.
Complete list of metadata

Cited literature [15 references]  Display  Hide  Download
Contributor : Christine Carvalho de Matos <>
Submitted on : Monday, November 26, 2007 - 11:43:37 AM
Last modification on : Thursday, April 18, 2019 - 4:19:02 PM
Long-term archiving on: : Monday, April 12, 2010 - 5:04:48 AM


Files produced by the author(s)


  • HAL Id : lirmm-00191948, version 1



Julien Pouget, Erik Larsson, Zebo Peng, Marie-Lise Flottes, Bruno Rouzeyre. An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling. ETW: European Test Workshop, 2003, Maastricht, Netherlands. pp.51-56. ⟨lirmm-00191948⟩



Record views


Files downloads