An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2003

An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling

Julien Pouget
  • Function : Author
  • PersonId : 854865
Erik Larsson
  • Function : Author
  • PersonId : 918354
Zebo Peng
  • Function : Author

Abstract

Test application time and core accessibility are two major issues in System-On-Chip (SOC) testing. The test application time must be minimised, and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper we present an approach to design a test interface (wrapper) at core level taking into account the P1500 restrictions, and to design a TAM architecture and its associated test schedule using a fast and efficient heuristic. A useful and new feature of our approach is that it supports also the testing of interconnections while considering power dissipation, test conflicts and precedence constraints. Another feature of our approach is that the TAM is designed with a central bus architecture, which is a generalisation of the TestBus architecture. The advantages and drawbacks of our approach are discussed, and the proposed architecture and heuristic are validated with experiments.
Fichier principal
Vignette du fichier
D150.PDF (292.71 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

lirmm-00191948 , version 1 (26-11-2007)

Identifiers

  • HAL Id : lirmm-00191948 , version 1

Cite

Julien Pouget, Erik Larsson, Zebo Peng, Marie-Lise Flottes, Bruno Rouzeyre. An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling. ETW: European Test Workshop, 2003, Maastricht, Netherlands. pp.51-56. ⟨lirmm-00191948⟩
207 View
300 Download

Share

Gmail Mastodon Facebook X LinkedIn More