An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling

Abstract : Test application time and core accessibility are two major issues in System-On-Chip (SOC) testing. The test application time must be minimised, and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper we present an approach to design a test interface (wrapper) at core level taking into account the P1500 restrictions, and to design a TAM architecture and its associated test schedule using a fast and efficient heuristic. A useful and new feature of our approach is that it supports also the testing of interconnections while considering power dissipation, test conflicts and precedence constraints. Another feature of our approach is that the TAM is designed with a central bus architecture, which is a generalisation of the TestBus architecture. The advantages and drawbacks of our approach are discussed, and the proposed architecture and heuristic are validated with experiments.
Type de document :
Communication dans un congrès
ETW: European Test Workshop, 2003, Maastricht, Netherlands. IEEE, pp.51-56, 2003
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00191948
Contributeur : Christine Carvalho de Matos <>
Soumis le : lundi 26 novembre 2007 - 11:43:37
Dernière modification le : jeudi 11 janvier 2018 - 06:27:19
Document(s) archivé(s) le : lundi 12 avril 2010 - 05:04:48

Fichier

D150.PDF
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : lirmm-00191948, version 1

Collections

Citation

Julien Pouget, Erik Larsson, Zebo Peng, Marie-Lise Flottes, Bruno Rouzeyre. An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling. ETW: European Test Workshop, 2003, Maastricht, Netherlands. IEEE, pp.51-56, 2003. 〈lirmm-00191948〉

Partager

Métriques

Consultations de la notice

98

Téléchargements de fichiers

67