Skip to Main content Skip to Navigation
Journal articles

Transition Time Modeling in Deep Submicron CMOS

Abstract : As generally recognized, the performance of a CMOS gate, such as propagation delay time or short circuit power dissipation, is strongly affected by the nonzero input signal transition time. This paper presents an analytical model of the transition time of CMOS structures. The authors first develop the model for inverters, considering fast and slow input signal conditions, over a large design range of input-output coupling capacitance and capacitive load. They then extend this model to more complex gates. The validity of the presented model is demonstrated through a comparison with HSPICE simulations on a 0.18 /spl mu/m CMOS process.
Complete list of metadata
Contributor : Nadine Azemard <>
Submitted on : Tuesday, February 5, 2008 - 2:39:03 PM
Last modification on : Wednesday, October 24, 2018 - 9:02:05 AM


  • HAL Id : lirmm-00239324, version 1


Philippe Maurine, Mustapha Rezzoug, Nadine Azemard, Daniel Auvergne. Transition Time Modeling in Deep Submicron CMOS. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE, 2002, 21 (11), pp.1352-1363. ⟨lirmm-00239324⟩



Record views