Skip to Main content Skip to Navigation
Book sections

Gate Sizing for Low Power Design

Abstract : Low power design based on minimal size gate implementation induces great speed penalty. We present a new gate sizing method for improving the speed performance of static logic paths designed in submicron CMOS technologies without increasing the power dissipation obtained with a minimal surface implantation. This methodology is based on the definition of local gate sizing criterion. It has been deduced from analytical models of the output transition time and of the short circuit power dissipation which are briefly introduced. Validations are given, on a 0.18 µm process using Hspice simulations(Bsim3v3 level69).
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Wednesday, September 11, 2019 - 4:15:52 PM
Last modification on : Friday, October 22, 2021 - 3:07:40 PM
Long-term archiving on: : Friday, February 7, 2020 - 11:54:44 PM


Publisher files allowed on an open archive



Philippe Maurine, Nadine Azemard, Daniel Auvergne. Gate Sizing for Low Power Design. SOC Design Methodologies, Kluwer Academic Publishers, pp.301-312, 2002, IFIP TC10 / WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on-Chip (VLSI-SOC’01) December 3–5, 2001, Montpellier, France, 978-1-4757-6530-4. ⟨10.1007/978-0-387-35597-9_26⟩. ⟨lirmm-00239359⟩



Record views


Files downloads