Gate Sizing for Low Power Design - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Book Sections Year : 2002

Gate Sizing for Low Power Design


Low power design based on minimal size gate implementation induces great speed penalty. We present a new gate sizing method for improving the speed performance of static logic paths designed in submicron CMOS technologies without increasing the power dissipation obtained with a minimal surface implantation. This methodology is based on the definition of local gate sizing criterion. It has been deduced from analytical models of the output transition time and of the short circuit power dissipation which are briefly introduced. Validations are given, on a 0.18 µm process using Hspice simulations(Bsim3v3 level69).
Fichier principal
Vignette du fichier
Gate_Sizing_for_Low_Power_Design.pdf (1.45 Mo) Télécharger le fichier
Origin Publisher files allowed on an open archive

Dates and versions

lirmm-00239359 , version 1 (11-09-2019)



Philippe Maurine, Nadine Azemard, Daniel Auvergne. Gate Sizing for Low Power Design. SOC Design Methodologies, 90, Kluwer Academic Publishers, pp.301-312, 2002, IFIP — The International Federation for Information Processing, 978-1-4757-6530-4. ⟨10.1007/978-0-387-35597-9_26⟩. ⟨lirmm-00239359⟩
128 View
86 Download



Gmail Mastodon Facebook X LinkedIn More