POPS: A tool for Delay/Power Performance/Optimization

Abstract : Based on an incremental path search algorithm, this paper addresses the problem of performance driven path classification by sizing selected gates on the shortest and the longest identified paths of the circuit. Delay and power/area constraints are managed using circuit path sizing alternatives defined through a realistic evaluation of gate power and delay. Implemented in the POPS tool (Performance Optimization by Path Selection), the accuracy of this technique is compared to evaluation obtained from industrial tools on examples of path enumeration and optimization evaluated on several ISCAS'85 benchmarks.
Type de document :
Communication dans un congrès
ASIC-SoC'00: 13th IEEE International ASIC/SOC Conference, Sep 2000, Arlington, USA, pp.276-280, 2000
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239434
Contributeur : Nadine Azemard <>
Soumis le : mardi 5 février 2008 - 17:05:29
Dernière modification le : lundi 16 juillet 2018 - 11:08:13

Identifiants

  • HAL Id : lirmm-00239434, version 1

Citation

Nadine Azemard, Michel Aline, Daniel Auvergne. POPS: A tool for Delay/Power Performance/Optimization. ASIC-SoC'00: 13th IEEE International ASIC/SOC Conference, Sep 2000, Arlington, USA, pp.276-280, 2000. 〈lirmm-00239434〉

Partager

Métriques

Consultations de la notice

77