Defining the Maximum Speed of CMOS Gate Library - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2002

Defining the Maximum Speed of CMOS Gate Library

Abstract

The robust estimation of the maximum speed of combinatorial elements is of prime importance when comparing different library suppliers or predicting the performance improvement of new processes. Considering the input ramp effect and the input-to-output coupling capacitance, we propose in this paper, a new definition of both the inertial delay and the maximum speed that can be achieved with standard combinatorial gates. Validations are given on several processes ranging from 0.8µm to 0.18µm.

Keywords

No file

Dates and versions

lirmm-00239455 , version 1 (05-02-2008)

Identifiers

  • HAL Id : lirmm-00239455 , version 1

Cite

Philippe Maurine, Nadine Azemard, Daniel Auvergne. Defining the Maximum Speed of CMOS Gate Library. DCIS: Design of Circuits and Integrated Systems, Nov 2002, Santander, Spain. pp.81-86. ⟨lirmm-00239455⟩
102 View
0 Download

Share

Gmail Facebook X LinkedIn More