Skip to Main content Skip to Navigation
Conference papers

Defining the Maximum Speed of CMOS Gate Library

Abstract : The robust estimation of the maximum speed of combinatorial elements is of prime importance when comparing different library suppliers or predicting the performance improvement of new processes. Considering the input ramp effect and the input-to-output coupling capacitance, we propose in this paper, a new definition of both the inertial delay and the maximum speed that can be achieved with standard combinatorial gates. Validations are given on several processes ranging from 0.8µm to 0.18µm.
Keywords : CMOS
Complete list of metadata
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Tuesday, February 5, 2008 - 5:47:09 PM
Last modification on : Friday, October 22, 2021 - 3:07:36 PM


  • HAL Id : lirmm-00239455, version 1



Philippe Maurine, Nadine Azemard, Daniel Auvergne. Defining the Maximum Speed of CMOS Gate Library. DCIS: Design of Circuits and Integrated Systems, Nov 2002, Santander, Spain. pp.81-86. ⟨lirmm-00239455⟩



Record views