Metric Definition for Buffer Insertion

Abstract : The design of high performance circuits requires trade-off between speed, power and area. Based on a reasonable modeling of delay, this work presents a method to define metrics allowing to characterize the criticality of nodes. The purpose of this work is to define indicators for the selection of fanout optimization alternatives. The validation of the determination of these indicators is obtained through comparison with limit of loads determined from Spice simulations. The application to various ISCAS benchmarks shows that, without enumeration, an initial path delay improvement can be obtained at reduced area/power cost.
Type de document :
Communication dans un congrès
DCIS'02: XVII Design of Circuits and Integrated Systems Conference, Nov 2002, Santander, Espagne, pp.307-312, 2002
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00239458
Contributeur : Nadine Azemard <>
Soumis le : mardi 5 février 2008 - 17:53:33
Dernière modification le : lundi 16 juillet 2018 - 11:08:13

Identifiants

  • HAL Id : lirmm-00239458, version 1

Collections

Citation

Xavier Michel, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Metric Definition for Buffer Insertion. DCIS'02: XVII Design of Circuits and Integrated Systems Conference, Nov 2002, Santander, Espagne, pp.307-312, 2002. 〈lirmm-00239458〉

Partager

Métriques

Consultations de la notice

64