Metric Definition for Buffer Insertion - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2002

Metric Definition for Buffer Insertion

Abstract

The design of high performance circuits requires trade-off between speed, power and area. Based on a reasonable modeling of delay, this work presents a method to define metrics allowing to characterize the criticality of nodes. The purpose of this work is to define indicators for the selection of fanout optimization alternatives. The validation of the determination of these indicators is obtained through comparison with limit of loads determined from Spice simulations. The application to various ISCAS benchmarks shows that, without enumeration, an initial path delay improvement can be obtained at reduced area/power cost.
No file

Dates and versions

lirmm-00239458 , version 1 (05-02-2008)

Identifiers

  • HAL Id : lirmm-00239458 , version 1

Cite

Xavier Michel, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Metric Definition for Buffer Insertion. DCIS: Design of Circuits and Integrated Systems, Nov 2002, Santander, Spain. pp.307-312. ⟨lirmm-00239458⟩
105 View
0 Download

Share

Gmail Mastodon Facebook X LinkedIn More