Skip to Main content Skip to Navigation
Conference papers

Continuous Representation of the Performance of a CMOS Library

Abstract : In a standard industrial approach the timing performance verification is obtained using a tabular method that necessitates a great amount of simulations. They must specify, for each drive in each logic family: the load, the input slope, the temperature and the supply voltage sensitivity, for each edge, of the transition time and propagation delay. Extending a logical effort like based model of timing performance of CMOS structures we show in this paper that it is possible to define a specific performance representation allowing a continuous representation of the performance sensitivity of a complete family. We describe the parameter calibration procedure and validate the proposed representation on a 0.13μm process by comparing the performance sensitivity deduced from this representation to sensitivity values obtained from electrical simulations performed with the full process model of the foundry
Complete list of metadata

Cited literature [9 references]  Display  Hide  Download
Contributor : Nadine Azemard Connect in order to contact the contributor
Submitted on : Wednesday, September 11, 2019 - 1:46:23 PM
Last modification on : Monday, October 11, 2021 - 1:24:13 PM
Long-term archiving on: : Saturday, February 8, 2020 - 12:25:33 AM


Files produced by the author(s)




Benoit Lasbouygues, J. Schindler, Sylvain Engels, Philippe Maurine, Xavier Michel, et al.. Continuous Representation of the Performance of a CMOS Library. ESSCIRC: European Solid-State Circuits Conference, Sep 2003, Estoril, Portugal. pp.595-598, ⟨10.1109/ESSCIRC.2003.1257205⟩. ⟨lirmm-00239459⟩



Record views


Files downloads